ESPAÑOL ENGLISH

Pérez Carballo, Pedro Francisco

Publicaciones

All

Articles

Conference Papers

Books & Book Chapters

Annotation

Lecture

Others

Type

18 actas de congresos

By researcher

By affiliation

Title Issue Date
Microcredenciales como medio enseñanza del ecosistema RISC-V Rodríguez Valido, Manuel; Carballo, Pedro P. ; Hernández Fernández, Pedro ; Núñez Ordóñez, Antonio Issued date: 2024 Source: XVI Congreso de Tecnología, Aprendizaje y Enseñanza de la Electrónica (TAEE 2024). Libro de actas: XVI Conferência em Tecnologia, Aprendizagem e Ensino da Eletrónica (TAEE 2024). Livro de atas.XVI International Conference of Technology, Learning and Teaching of Electronics (TAEE 2024). Proceedings book, p. 51-58 Actas de congresos
Micro-Credentials as an Environment for Teaching the RISC-V Ecosystem Valido, Manuel Rodríguez; Carballo, Pedro P. ; Hernández-Fernández, Pedro ; Núñez, Antonio Issued date: 2024 DOI: 10.1109/TAEE59541.2024.10605008 Source: 16th Congreso de Tecnologia, Aprendizaje y Ensenanza de la Electronica, TAEE 2024[EISSN ], (Enero 2024) Actas de congresos
MPSoC FPGA Implementation of Algorithms of Machine Learning for Clinical Applications Using High-Level Design Methodology Guanche Hernández, Mario Daniel ; León, Raquel ; Carballo, Pedro P. Issued date: 2023 DOI: 10.1109/DSD60849.2023.00109 Source: Proceedings - 2023 26th Euromicro Conference on Digital System Design, DSD 2023[EISSN ], p. 764-769, (Enero 2023) Actas de congresos
Low-cost Zynq FPGA SoC-based Data Acquisition System for Applications in the Field of Astrophysics Medina-Hernández, Selenia M.; Pérez Carballo, Pedro Francisco ; Hernández Fernández, Pedro ; González, Sergio Issued date: 2023 DOI: 10.1109/ICECCME57830.2023.10252705 Actas de congresos
Design of SoC FPGA based controller to reduce shadow effects in photovoltaic installations Santana Quintana,Gabriel ; Pérez Carballo, Pedro Francisco ; Betancor, Carlos Issued date: 2023 DOI: 10.1109/DCIS58620.2023.10335995 Source: 38th Conference on Design of Circuits and Integrated Systems (DCIS 2023) Actas de congresos
Control System Design Methodology for SoC FPGA Quintana, Gabriel Santana; Carballo, Pedro P. ; Betancor Martín, Carlos Issued date: 2023 DOI: 10.1109/ICECCME57830.2023.10252948 Actas de congresos
Deep packet inspection through virtual platforms using system-on-chip FPGAs León Martín, Sonia Raquel ; Domínguez Hernández, Adrián ; Carballo, Pedro P. ; Nunez, Antonio Issued date: 2019 DOI: 10.1109/DCIS201949030.2019.8959882 Source: 2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS), Bilbao, Spain, 2019 Actas de congresos
Programmable SoC platform for deep packet inspection using enhanced Boyer-Moore algorithm Dominguez, Adrian; Carballo, Pedro P. ; Nunez, Antonio Issued date: 2017 DOI: 10.1109/ReCoSoC.2017.8016159 Source: 12th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip, ReCoSoC 2017 - Proceedings (8016159) Actas de congresos
Implementation of scalable video coding deblocking filter from high-level systemc description Carballo, Pedro P. ; Espino, Omar; Neris Tomé, Romén ; Hernández-Fernández, Pedro ; Szydzik, Tomasz M. , et al Issued date: 2013 DOI: 10.1117/12.2016885 Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 8764 (876408) Actas de congresos
Scalable video coding deblocking filter FPGA and ASIC implementation using high-level synthesis methodology Carballo, Pedro P. ; Espino, Omar; Neris Tomé, Romén ; Hernández-Fernández, Pedro ; Szydzik, Tomasz M. , et al Issued date: 2013 DOI: 10.1109/DSD.2013.52 Source: Proceedings - 16th Euromicro Conference on Digital System Design, DSD 2013 (6628307), p. 415-422 Actas de congresos
ESL flow for a hardware H.264/AVC decoder using TLM-2.0 and high level synthesis: a quantitative study Thadani, M.; Carballo, P. P. ; Hernández-Fernández, Pedro ; Marrero, G. ; Núñez, A. Issued date: 2009 DOI: 10.1117/12.821647 Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 7363 (73630K) Actas de congresos
Exploring system interconnection architectures with VIPACES: From direct connections to NoCs Sánchez-Peña, Armando; Carballo, Pedro P. ; Núñez, Antonio Issued date: 2007 DOI: 10.1117/12.722054 Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 6590 (65900Q) Actas de congresos
Accelerating a MPEG-4 video decoder through custom software/hardware co-design Díaz, Jorge L.; Barreto, Dácii; García, Luz; Marrero, Gustavo ; Carballo, Pedro P. , et al Issued date: 2007 DOI: 10.1117/12.722068 Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 6590 (65900B) Actas de congresos
VIPACES, verification interface primitives for the development of AXI compliant elements and systems Sánchez-Peña, Armando; Carballo, Pedro P. ; García, Luz ; Núñez, Antonio Issued date: 2006 DOI: 10.1109/DSD.2006.93 Source: Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006 (1690055), p. 305-312 Actas de congresos
CASSE: A system-level modeling and design-space exploration tool for multiprocessor systems-on-chip Reyes, Victor; Bautista, Tomás ; Marrero, Gustavo ; Carballo, Pedro P. ; Kruijtzer, Wido Issued date: 2004 DOI: 10.1109/DSD.2004.1333313 Source: Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004, p. 476-483 Actas de congresos
Some experiences using system-on-chip buses Carballo, Pedro P. ; Santos, Pablo; Marrero Martín, Margarita ; Núñez, Antonio Issued date: 2003 DOI: 10.1117/12.501356 Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 5117, p. 329-340 Actas de congresos
A method of generating trust-worthy performance estimations for soft-IPs Marrero Martín, Margarita ; Carballo, Pedro P. ; Núñez, Antonio Issued date: 2003 DOI: 10.1117/12.499074 Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 5117, p. 610-617 Actas de congresos
Rapid-prototyping of high-performance RISC cores with VHDL Bautista, T. ; Marrero, G. ; Carballo, P. P. ; Nunez, A. Issued date: 1997 Source: Proceedings of the VHDL International Users Forum Fall Conference, VIUF, p. 43-52 Actas de congresos