Please use this identifier to cite or link to this item:
Title: Some experiences using system-on-chip buses
Authors: Carballo, Pedro P. 
Santos, Pablo
Marrero Martín, Margarita 
Núñez, Antonio 
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: System-on-a-chip
Data modeling
Virtual colonoscopy, et al
Issue Date: 2003
Journal: Proceedings of SPIE - The International Society for Optical Engineering 
Conference: Conference on VLSI Circuits and Systems 
Abstract: Advances in fabrication and design technologies have contributed to integrate a complete system on a chip. A system-on-chip (SoC) is generally composed of a microprocessor core, on-clip memory and one or more specific coprocessors IPs. One of the major drawbacks of this approach is the differences in the interfaces that each virtual component (VC) of the SoC presents. The idea of a common bus infrastructure allows us to smooth the system integration and has been considered as a design solution for SoC architectures. This paper presents a review of different alternatives for SoC buses and summarizes some experiences of their use.
ISBN: 0-8194-4977-6
ISSN: 0277-786X
DOI: 10.1117/12.501356
Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 5117, p. 329-340
Appears in Collections:Actas de congresos
Show full item record

Page view(s)

checked on Aug 12, 2023

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.