Identificador persistente para citar o vincular este elemento: http://hdl.handle.net/10553/70307
Título: Deep packet inspection through virtual platforms using system-on-chip FPGAs
Autores/as: León Martín, Sonia Raquel 
Domínguez Hernández, Adrián 
Carballo, Pedro P. 
Nunez, Antonio 
Clasificación UNESCO: 3306 Ingeniería y tecnología eléctricas
Palabras clave: Deep Packet Inspection
Esl
Mentor Vista
System On Chip
Tlm, et al.
Fecha de publicación: 2019
Editor/a: Institute of Electrical and Electronics Engineers (IEEE) 
Conferencia: 34th Conference on Design of Circuits and Integrated Systems, DCIS 2019 
Resumen: Virtual platforms provide a full hardware/software platform to study device limitations in an early stages of the design flow and to develop software without requiring a physical implementation. This paper describes the development process of a virtual platform for Deep Packet Inspection (DPI) hardware accelerators by using Transaction Level Modeling (TLM). We propose two DPI architectures oriented to System-on-Chip FPGA. The first architecture, CPU-DMA based architecture, is a hybrid CPU/FPGA where the packets are filtered in the software domain. The second architecture, Hardware-IP based architecture, is mainly implemented in the hardware domain. We have created two virtual platforms and performed the simulation, the debugging and the analysis of the hardware/software features, in order to compare results for both architectures.
URI: http://hdl.handle.net/10553/70307
ISBN: 978-1-7281-5458-9
DOI: 10.1109/DCIS201949030.2019.8959882
Fuente: 2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS), Bilbao, Spain, 2019
Colección:Actas de congresos
Vista completa

Visitas

164
actualizado el 06-jul-2024

Google ScholarTM

Verifica

Altmetric


Comparte



Exporta metadatos



Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.