Identificador persistente para citar o vincular este elemento:
http://hdl.handle.net/10553/48909
| Título: | Rapid-prototyping of high-performance RISC cores with VHDL | Autores/as: | Bautista, T. Marrero, G. Carballo, P. P. Nunez, A. |
Clasificación UNESCO: | 3307 Tecnología electrónica | Palabras clave: | Electronic design automation and methodology Debugging Hardware design languages Microelectronics Reduced instruction set computing, et al. |
Fecha de publicación: | 1997 | Publicación seriada: | Proceedings of the VHDL International Users Forum Fall Conference, VIUF | Conferencia: | VHDL-Internal-Users-Forum 1997 Fall Conference (VIUF 97) | Resumen: | In this paper we present some experiences we have obtained in the conception and description of a SPARC v8 IU core to be embedded in custom applications. Its design has been carried out using VHDL-based tools as Synopsys for debugging and synthesis, and Cascade's Epoch for the final implementation stage. These experiences have been gathered into a proposed methodology for the rapid design of high-performance embeddable cores. | URI: | http://hdl.handle.net/10553/48909 | ISBN: | 0-8186-8180-2 | Fuente: | Proceedings of the VHDL International Users Forum Fall Conference, VIUF, p. 43-52 |
| Colección: | Actas de congresos |
Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.