Please use this identifier to cite or link to this item:
Title: High Performance CMOS Level up Conversion for Systems with Low-Voltage Power Supply
Authors: García, José Carlos 
Montiel-Nelson, Juan A. 
Nooshabadi, S.
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: Low-energy
CMOS design
Up converter
Level shifting
Voltage domain
Single supply
Issue Date: 2019
Journal: 2019 Ieee International Symposium On Circuits And Systems (Iscas)
Abstract: A single supply CMOS non-inverting level shifter circuit, con-Is, for converting input signals from 0.3V up to 0.7V is presented. The circuit is optimized and pre-layout simulated in a 65nm CMOS process technology. At the target design voltage of 0.3V, the level shifter has a propagation delay of 1.06ns, an energy consumption of only 0.790, and energy-delay product of 0.84pJns for capacitive load of 1pf. Simulation results arc compared to other similar published works at a frequency of 500 MHz, and it shown that the proposed circuit outperforms them.
ISSN: 0271-4302
Source: 2019 Ieee International Symposium On Circuits And Systems (Iscas)[ISSN 0271-4302]
Appears in Collections:Artículos
(492,07 kB)
Show full item record

Page view(s)

checked on Feb 22, 2020


checked on Feb 22, 2020

Google ScholarTM



Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.