Please use this identifier to cite or link to this item:
http://hdl.handle.net/10553/49699
| Title: | Architecture and design of a very fast real time delay insensitive asynchronous morphological processor in GaAs | Authors: | Montiel-Nelson, Juan A. Nooshabadi, Saeid |
UNESCO Clasification: | 3307 Tecnología electrónica | Keywords: | Gallium arsenide Clocks CMOS technology Delay effects MESFETs, et al |
Issue Date: | 1996 | Journal: | IEEE Region 10 Annual International Conference, Proceedings/TENCON | Abstract: | Delay insensitive asynchronous design techniques are employed to implement a mathematical morphology processor in GaAs. A modified version of the DCVSL family is introduced, in order to achieve ultra-fast data rates. Simulation of the architecture implementation in GaAs MESFET 0.6 /spl mu/m Vitesse technology demonstrates the reliability of this ASIC system for high end image processing applications. | URI: | http://hdl.handle.net/10553/49699 | Source: | IEEE Region 10 Annual International Conference, Proceedings/TENCON,v. 1, p. 363-370 |
| Appears in Collections: | Actas de congresos |
SCOPUSTM
Citations
1
checked on Mar 30, 2025
Page view(s)
61
checked on Jan 4, 2025
Google ScholarTM
Check
Share
Export metadata
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.