Please use this identifier to cite or link to this item:
Title: Architecture and design of a very fast real time delay insensitive asynchronous morphological processor in GaAs
Authors: Montiel-Nelson, Juan A. 
Nooshabadi, Saeid
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: Gallium arsenide
CMOS technology
Delay effects
MESFETs, et al
Issue Date: 1996
Journal: IEEE Region 10 Annual International Conference, Proceedings/TENCON
Abstract: Delay insensitive asynchronous design techniques are employed to implement a mathematical morphology processor in GaAs. A modified version of the DCVSL family is introduced, in order to achieve ultra-fast data rates. Simulation of the architecture implementation in GaAs MESFET 0.6 /spl mu/m Vitesse technology demonstrates the reliability of this ASIC system for high end image processing applications.
Source: IEEE Region 10 Annual International Conference, Proceedings/TENCON,v. 1, p. 363-370
Appears in Collections:Actas de congresos
Show full item record


checked on Nov 19, 2023

Page view(s)

checked on Jan 28, 2023

Google ScholarTM



Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.