Identificador persistente para citar o vincular este elemento:
http://hdl.handle.net/10553/45095
| Título: | Implementation of CORDIC processor for CFFT computation in gallium arsenide technology | Autores/as: | Sarmiento, R. Eshraghian, K. |
Clasificación UNESCO: | 3307 Tecnología electrónica | Palabras clave: | Gallium arsenide Signal processing algorithms Very large scale integration Fast Fourier transforms Digital signal processing, et al. |
Fecha de publicación: | 1994 | Publicación seriada: | Proceedings of the European Design and Test Conference | Conferencia: | Proceedings of the European Design and Test Conference | Resumen: | In this paper the architecture and the implementation of a complex fast Fourier transform (CFFT) processor using 0.8 /spl mu/m gallium arsenide technology is presented. The processor is based upon the CORDIC algorithm in which elementary functions use only add and shift operations instead of the more conventional multiply and add hardware. In this architecture functional primitives were designed and extensively simulated taking into account process variations and in particular up to /spl plusmn/3/spl sigma/ of threshold voltage variation. Issues pertaining to the design of a 1024 point CFFT processor with 16 bit data and operating up to 1 GHz are discussed. | URI: | http://hdl.handle.net/10553/45095 | ISBN: | 0818654112 | Fuente: | Proceedings of the European Design and Test Conference, p. 238-244 |
| Colección: | Actas de congresos |
Visitas
80
actualizado el 20-abr-2024
Google ScholarTM
Verifica
Altmetric
Comparte
Exporta metadatos
Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.