1. accedaCRIS
  2. Publicaciones
  3. Actas de congresos
Identificador persistente para citar o vincular este elemento: http://hdl.handle.net/10553/45095
Campo DC Valoridioma
dc.contributor.authorSarmiento, R.en_US
dc.contributor.authorEshraghian, K.en_US
dc.date.accessioned2018-11-22T07:13:46Z-
dc.date.available2018-11-22T07:13:46Z-
dc.date.issued1994en_US
dc.identifier.isbn0818654112en_US
dc.identifier.urihttp://hdl.handle.net/10553/45095-
dc.description.abstractIn this paper the architecture and the implementation of a complex fast Fourier transform (CFFT) processor using 0.8 /spl mu/m gallium arsenide technology is presented. The processor is based upon the CORDIC algorithm in which elementary functions use only add and shift operations instead of the more conventional multiply and add hardware. In this architecture functional primitives were designed and extensively simulated taking into account process variations and in particular up to /spl plusmn/3/spl sigma/ of threshold voltage variation. Issues pertaining to the design of a 1024 point CFFT processor with 16 bit data and operating up to 1 GHz are discussed.en_US
dc.languageengen_US
dc.relation.ispartofProceedings of the European Design and Test Conferenceen_US
dc.sourceProceedings of the European Design and Test Conference, p. 238-244en_US
dc.subject3307 Tecnología electrónicaen_US
dc.subject.otherGallium arsenideen_US
dc.subject.otherSignal processing algorithmsen_US
dc.subject.otherVery large scale integrationen_US
dc.subject.otherFast Fourier transformsen_US
dc.subject.otherDigital signal processingen_US
dc.subject.otherCMOS technologyen_US
dc.subject.otherFoundriesen_US
dc.titleImplementation of CORDIC processor for CFFT computation in gallium arsenide technologyen_US
dc.typeinfo:eu-repo/semantics/conferenceObjectes
dc.typeConferenceObjectes
dc.relation.conferenceProceedings of the European Design and Test Conference
dc.identifier.scopus0027987602-
dc.contributor.authorscopusid35609452100-
dc.contributor.authorscopusid7007041524-
dc.description.lastpage244-
dc.description.firstpage238-
dc.investigacionIngeniería y Arquitecturaen_US
dc.type2Actas de congresosen_US
dc.utils.revisionSíen_US
dc.date.coverdateEnero 1994
dc.identifier.conferenceidevents121241
dc.identifier.ulpgcSíes
item.fulltextSin texto completo-
item.grantfulltextnone-
crisitem.author.deptGIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos-
crisitem.author.deptIU de Microelectrónica Aplicada-
crisitem.author.deptDepartamento de Ingeniería Electrónica y Automática-
crisitem.author.orcid0000-0002-4843-0507-
crisitem.author.parentorgIU de Microelectrónica Aplicada-
crisitem.author.fullNameSarmiento Rodríguez, Roberto-
crisitem.event.eventsstartdate28-02-1994-
crisitem.event.eventsenddate03-03-1994-
Colección:Actas de congresos
Vista resumida

Google ScholarTM

Verifica

Altmetric


Comparte


Exporta metadatos


Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.