Please use this identifier to cite or link to this item:
Title: A macromodel for exact computation of propagation delay time in GaAs and CMOS technologies
Authors: García, José C.
Montiel-Nelson, Juan A. 
Sosa, J. 
Navarro, Héctor
Sarmiento, R. 
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: Transistors
Cell library
Issue Date: 2003
Journal: Proceedings of SPIE - The International Society for Optical Engineering 
Conference: Conference on VLSI Circuits and Systems 
VLSI Circuits and Systems 
Abstract: A new transient macromodel for the cells used in Direct Coupled FET Logic (DCFL) GaAs and CMOS digital design is introduced in this paper. The numerical solution determines accurate propagation delay times. The macromodel is based on the differential equation for the output voltage in terms of currents and capacitances. Good agreement is obtained between the HSPICE simulation and the computation of the propagation delays for DCFL GaAs and CMOS basic gates: INV, NOR, OR and NAND. There is no error between HSPICE and our computation of propagation delay time for the high to low (tphi) and low to high (tplh) transitions. In addition, computation time analysis is provided and numerical solutions is several orders of magnitude faster than HSPICE.
ISBN: 0-8194-4977-6
ISSN: 0277-786X
DOI: 10.1117/12.498586
Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 5117, p. 434-444
Appears in Collections:Actas de congresos
Show full item record

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.