Please use this identifier to cite or link to this item:
Title: A cost-effective architecture for vectorizable numerical and multimedia applications
Authors: Quintana, Francisca 
Corbal, Jesús
Espasa, Roger
Valero, Mateo
UNESCO Clasification: 330406 Arquitectura de ordenadores
Keywords: Multimedia application
Cache line
Vectorizable numerical
Cache hierarchy
Multimedia program
Issue Date: 2003
Project: 0995
Journal: Theory of Computing Systems 
Abstract: This paper analyzes the performance of vector-dominated regions of code in numerical and multimedia applications in a superscalar + vector architecture and compares it with an eight-way superscalar processor. The ability to split a program's execution into scalar and vector regions allows us to show that (1) as expected, the vector unit is much better than the wide-issue superscalar at executing the vector-dominated regions of the code; (2) on the scalar regions, the eight-way superscalar, although better than a four-way superscalar, is clearly not worth the extra complexity in terms of extra transistors and potential cycle-time limitations. Overall, the vector-enhanced superscalar is from 6% to 303% better than an eight-way superscalar. We also present detailed data on the performance of the memory system, which is usually the key limiting factor when running numerical and multimedia applications. We evaluate two additional cache designs that try to alleviate problems created by non-unit stride memory references.
ISSN: 1432-4350
DOI: 10.1007/s00224-003-1088-4
Source: Theory of Computing Systems [ISSN 1432-4350] ,v. 36 (5), p. 575-593, (Septiembre-Octubre 2003)
Appears in Collections:Artículos
Show full item record


checked on Sep 26, 2021


checked on Sep 26, 2021

Page view(s)

checked on Sep 25, 2021

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.