Identificador persistente para citar o vincular este elemento: http://hdl.handle.net/10553/48188
Título: Hardware mapping of a parallel algorithm for matrix-vector multiplication overlapping communications and computations
Autores/as: Ojeda-Guerra, C. N. 
Esper-Chaín, R. 
Estupiñán, M.
Macías, E. 
Suárez, Á. 
Clasificación UNESCO: 3325 Tecnología de las telecomunicaciones
Palabras clave: algorithm
parallelization
matrix-vector multiplication
Fecha de publicación: 1998
Publicación seriada: Lecture Notes in Computer Science 
Conferencia: 8th International Workshop on Field-Programmable Logic and Applications, FPL 1998 
Resumen: The parallelization of numerical algorithms is very important in scientific applications, but many points of this parallelization remain open today. Specifically, the overhead introduced by loading and unloading the data degrades the efficiency, and in a realistic approach should be taking into account for performance estimation. The authors of this paper present a way of overcoming the bottleneck of loading and unloading the data by overlapping computations and communications in a specific algorithm such as matrix-vector multiplication. Also, a way of mapping this algorithm in hardware is presented in order to demonstrate the parallelization methodology.
URI: http://hdl.handle.net/10553/48188
ISBN: 3540649484
ISSN: 0302-9743
Fuente: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)[ISSN 0302-9743],v. 1482, p. 396-400
Colección:Actas de congresos
Vista completa

Google ScholarTM

Verifica

Altmetric


Comparte



Exporta metadatos



Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.