Please use this identifier to cite or link to this item:
http://hdl.handle.net/10553/46914
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Roldán, J. B. | en_US |
dc.contributor.author | González, B. | en_US |
dc.contributor.author | Iñiguez, B. | en_US |
dc.contributor.author | Roldán, A. M. | en_US |
dc.contributor.author | Lázaro, A. | en_US |
dc.contributor.author | Cerdeira, A. | en_US |
dc.contributor.other | Roldan Aranda, Andres | - |
dc.contributor.other | Lazaro, Antonio | - |
dc.contributor.other | Gonzalez, Benito | - |
dc.contributor.other | Roldan Aranda, Juan Bautista | - |
dc.date.accessioned | 2018-11-23T09:22:27Z | - |
dc.date.available | 2018-11-23T09:22:27Z | - |
dc.date.issued | 2013 | en_US |
dc.identifier.issn | 0038-1101 | en_US |
dc.identifier.uri | http://hdl.handle.net/10553/46914 | - |
dc.description.abstract | Self-heating effects (SHEs) in nanometric symmetrical double-gate MOSFETs (DGMOSFETs) have been analysed. An equivalent thermal circuit for the transistors has been developed to characterise thermal effects, where the temperature and thickness dependency of the thermal conductivity of the silicon and oxide layers within the devices has been included. The equivalent thermal circuit is consistent with simulations using a commercial technology computer-aided design (TCAD) tool (Sentaurus by Synopsys). In addition, a model for DGMOSFETs has been developed where SHEs have been considered in detail, taking into account the temperature dependence of the low-field mobility, saturation velocity, and inversion charge. The model correctly reproduces Sentaurus simulation data for the typical bias range used in integrated circuits. Lattice temperatures predicted by simulation are coherently reproduced by the model for varying silicon layer geometry. | en_US |
dc.language | eng | en_US |
dc.publisher | 0038-1101 | - |
dc.relation.ispartof | Solid-State Electronics | en_US |
dc.source | Solid-State Electronics[ISSN 0038-1101],v. 79, p. 179-184 | en_US |
dc.subject | 3307 Tecnología electrónica | en_US |
dc.subject.other | DGMOSFET | en_US |
dc.subject.other | Self-heating effects | en_US |
dc.subject.other | Thermal resistance | en_US |
dc.subject.other | Compact modelling | en_US |
dc.title | In-depth analysis and modelling of self-heating effects in nanometric DGMOSFETs | en_US |
dc.type | info:eu-repo/semantics/Article | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1016/j.sse.2012.07.017 | |
dc.identifier.scopus | 84869502884 | - |
dc.identifier.isi | 000313611000034 | - |
dcterms.isPartOf | Solid-State Electronics | - |
dcterms.source | Solid-State Electronics[ISSN 0038-1101],v. 79, p. 179-184 | - |
dc.contributor.authorscopusid | 7006608138 | - |
dc.contributor.authorscopusid | 56082155300 | - |
dc.contributor.authorscopusid | 55148428400 | - |
dc.contributor.authorscopusid | 35956786900 | - |
dc.contributor.authorscopusid | 56036357200 | - |
dc.contributor.authorscopusid | 7003780995 | - |
dc.description.lastpage | 184 | en_US |
dc.description.firstpage | 179 | en_US |
dc.relation.volume | 79 | en_US |
dc.investigacion | Ingeniería y Arquitectura | en_US |
dc.type2 | Artículo | en_US |
dc.identifier.wos | WOS:000313611000034 | - |
dc.contributor.daisngid | 294988 | - |
dc.contributor.daisngid | 1092737 | - |
dc.contributor.daisngid | 91160 | - |
dc.contributor.daisngid | 2519161 | - |
dc.contributor.daisngid | 56325 | - |
dc.contributor.daisngid | 137230 | - |
dc.identifier.investigatorRID | B-1850-2012 | - |
dc.identifier.investigatorRID | J-6076-2014 | - |
dc.identifier.investigatorRID | H-6803-2015 | - |
dc.identifier.investigatorRID | C-6844-2012 | - |
dc.utils.revision | Sí | en_US |
dc.contributor.wosstandard | WOS:Roldan, JB | |
dc.contributor.wosstandard | WOS:Gonzalez, B | |
dc.contributor.wosstandard | WOS:Iniguez, B | |
dc.contributor.wosstandard | WOS:Roldan, AM | |
dc.contributor.wosstandard | WOS:Lazaro, A | |
dc.contributor.wosstandard | WOS:Cerdeira, A | |
dc.date.coverdate | Enero 2013 | |
dc.identifier.ulpgc | Sí | es |
dc.description.sjr | 0,783 | |
dc.description.jcr | 1,514 | |
dc.description.sjrq | Q1 | |
dc.description.jcrq | Q2 | |
dc.description.scie | SCIE | |
item.fulltext | Sin texto completo | - |
item.grantfulltext | none | - |
crisitem.author.dept | GIR IUMA: Tecnología Microelectrónica | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.orcid | 0000-0001-6864-9736 | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.fullName | González Pérez, Benito | - |
Appears in Collections: | Artículos |
SCOPUSTM
Citations
7
checked on Jul 21, 2024
WEB OF SCIENCETM
Citations
7
checked on Jul 21, 2024
Page view(s)
50
checked on Jul 20, 2024
Google ScholarTM
Check
Altmetric
Share
Export metadata
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.