|Title:||Towards a configurable SoC MPEG-4 advanced simple profile decoder||Authors:||García, L.
Callico, G. M.
|UNESCO Clasification:||3307 Tecnología electrónica||Keywords:||digital audio broadcasting
programmable logic devices
|Issue Date:||2007||Journal:||IET Computers and Digital Techniques||Conference:||20th International Conference on Design of Circuits and Integrated Systems||Abstract:||The evaluation of various architectural designs to allow low bandwidth digital video decoding and reception over the digital audio broadcasting network, and the problem of how to find and implement an optimal HW/SW partition on a Programmable Logic Device with an embedded ARM9 processor are focused. Profiling and design space exploration techniques are applied to the advanced simple profile of an MPEG-4 decoder, for which an innovative SystemC-based system-level design tool, called CASSE, has been used. Simulations results showed that a throughput of 15 QCIF frames per second can be achieved with a low area and low power implementation. Details of this implementation and where the results differ from simulation are presented.||URI:||http://hdl.handle.net/10553/46820||ISSN:||1751-8601||DOI:||10.1049/iet-cdt:20060054||Source:||IET Computers and Digital Techniques[ISSN 1751-8601],v. 1, p. 451-460|
|Appears in Collections:||Actas de congresos|
checked on Nov 26, 2023
WEB OF SCIENCETM
checked on Jul 9, 2023
checked on Feb 18, 2023
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.