Identificador persistente para citar o vincular este elemento:
http://hdl.handle.net/10553/46820
Campo DC | Valor | idioma |
---|---|---|
dc.contributor.author | García, L. | en_US |
dc.contributor.author | Callico, G. M. | en_US |
dc.contributor.author | Barreto, D. | en_US |
dc.contributor.author | Reyes, V. | en_US |
dc.contributor.author | Bautista, T. | en_US |
dc.contributor.author | Nunez, A. | en_US |
dc.contributor.other | Callico, Gustavo Marrero | - |
dc.contributor.other | Bautista, Tomas | - |
dc.date.accessioned | 2018-11-23T08:38:14Z | - |
dc.date.available | 2018-11-23T08:38:14Z | - |
dc.date.issued | 2007 | en_US |
dc.identifier.issn | 1751-8601 | en_US |
dc.identifier.uri | http://hdl.handle.net/10553/46820 | - |
dc.description.abstract | The evaluation of various architectural designs to allow low bandwidth digital video decoding and reception over the digital audio broadcasting network, and the problem of how to find and implement an optimal HW/SW partition on a Programmable Logic Device with an embedded ARM9 processor are focused. Profiling and design space exploration techniques are applied to the advanced simple profile of an MPEG-4 decoder, for which an innovative SystemC-based system-level design tool, called CASSE, has been used. Simulations results showed that a throughput of 15 QCIF frames per second can be achieved with a low area and low power implementation. Details of this implementation and where the results differ from simulation are presented. | en_US |
dc.language | eng | en_US |
dc.relation.ispartof | IET Computers and Digital Techniques | en_US |
dc.source | IET Computers and Digital Techniques[ISSN 1751-8601],v. 1, p. 451-460 | en_US |
dc.subject | 3307 Tecnología electrónica | en_US |
dc.subject.other | digital audio broadcasting | en_US |
dc.subject.other | programmable logic devices | en_US |
dc.subject.other | decoding | en_US |
dc.subject.other | video coding | en_US |
dc.subject.other | system-on-chip | en_US |
dc.title | Towards a configurable SoC MPEG-4 advanced simple profile decoder | en_US |
dc.type | info:eu-repo/semantics/conferenceObject | en_US |
dc.type | ConferenceObject | en_US |
dc.relation.conference | 20th International Conference on Design of Circuits and Integrated Systems | |
dc.identifier.doi | 10.1049/iet-cdt:20060054 | |
dc.identifier.scopus | 34548798026 | - |
dc.identifier.isi | 000250017300003 | - |
dcterms.isPartOf | Iet Computers And Digital Techniques | |
dcterms.source | Iet Computers And Digital Techniques[ISSN 1751-8601],v. 1 (5), p. 451-460 | |
dc.contributor.authorscopusid | 57199817917 | - |
dc.contributor.authorscopusid | 56006321500 | - |
dc.contributor.authorscopusid | 6701807794 | - |
dc.contributor.authorscopusid | 7004422872 | - |
dc.contributor.authorscopusid | 6603190709 | - |
dc.contributor.authorscopusid | 7103279517 | - |
dc.description.lastpage | 460 | en_US |
dc.description.firstpage | 451 | en_US |
dc.relation.volume | 1 | en_US |
dc.investigacion | Ingeniería y Arquitectura | en_US |
dc.type2 | Actas de congresos | en_US |
dc.identifier.wos | WOS:000250017300003 | - |
dc.contributor.daisngid | 7532177 | - |
dc.contributor.daisngid | 506422 | - |
dc.contributor.daisngid | 4704677 | - |
dc.contributor.daisngid | 28232858 | |
dc.contributor.daisngid | 20439770 | |
dc.contributor.daisngid | 124245 | - |
dc.contributor.daisngid | 2227678 | - |
dc.contributor.daisngid | 33795 | - |
dc.contributor.daisngid | 15420458 | |
dc.identifier.investigatorRID | L-6036-2014 | - |
dc.identifier.investigatorRID | A-9082-2011 | - |
dc.utils.revision | Sí | en_US |
dc.contributor.wosstandard | WOS:Garcia, L | |
dc.contributor.wosstandard | WOS:Callico, GM | |
dc.contributor.wosstandard | WOS:Barreto, D | |
dc.contributor.wosstandard | WOS:Reyes, V | |
dc.contributor.wosstandard | WOS:Bautista, T | |
dc.contributor.wosstandard | WOS:Nunez, A | |
dc.date.coverdate | Septiembre 2007 | |
dc.identifier.conferenceid | events120576 | |
dc.identifier.ulpgc | Sí | es |
dc.description.scie | SCIE | |
item.grantfulltext | none | - |
item.fulltext | Sin texto completo | - |
crisitem.event.eventsstartdate | 23-11-2005 | - |
crisitem.event.eventsenddate | 25-11-2005 | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.dept | GIR IUMA: Sistemas de Información y Comunicaciones | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.orcid | 0000-0002-3784-5504 | - |
crisitem.author.orcid | 0000-0002-5368-3680 | - |
crisitem.author.orcid | 0000-0003-1295-1594 | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.fullName | Marrero Callicó, Gustavo Iván | - |
crisitem.author.fullName | Bautista Delgado, Tomás | - |
crisitem.author.fullName | Núñez Ordóñez, Antonio | - |
Colección: | Actas de congresos |
Citas SCOPUSTM
2
actualizado el 17-nov-2024
Citas de WEB OF SCIENCETM
Citations
1
actualizado el 17-nov-2024
Visitas
92
actualizado el 20-jul-2024
Google ScholarTM
Verifica
Altmetric
Comparte
Exporta metadatos
Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.