Please use this identifier to cite or link to this item:
http://hdl.handle.net/10553/46813
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Madroñal, D. | - |
dc.contributor.author | Lazcano, R. | - |
dc.contributor.author | Fabelo, H. | - |
dc.contributor.author | Ortega, S. | - |
dc.contributor.author | Callicó, G. M. | - |
dc.contributor.author | Juarez, E. | - |
dc.contributor.author | Sanz, C. | - |
dc.date.accessioned | 2018-11-23T08:28:27Z | - |
dc.date.available | 2018-11-23T08:28:27Z | - |
dc.date.issued | 2017 | - |
dc.identifier.isbn | 9791092279153 | - |
dc.identifier.issn | 2164-9766 | - |
dc.identifier.other | WoS | - |
dc.identifier.uri | http://hdl.handle.net/10553/46813 | - |
dc.description.abstract | In this paper, a study of the parallel exploitation of a Support Vector Machine (SVM) classifier with a linear kernel running on a Massively Parallel Processor Array platform is exposed. This system joins 256 cores working in parallel and grouped in 16 different clusters. The main objective of the research has been to develop an optimal implementation of the SVM classifier on a MPPA platform whilst the architectural bottlenecks of the hyperspectral image classifier are analyzed. Experimenting with medical images, the parallelization of the SVM classification has been conducted using three strategies: i) single- and multi-core processing, ii) single- and multi-cluster analysis and iii) single- and double-buffer execution. As a result, an average core processing speedup of 11.8 has been achieved when parallelizing the SVM classification process in a single cluster. On the contrary, since data communication accounts for 34.7% of the total execution time in the sequential case, the total speedup is upper-bounded to 2.9. Using a double-buffer methodology, a total speedup of 2.84 has been achieved on a single cluster. At last, the feasibility of a portable version of a linear SVM has been demonstrated. | - |
dc.language | eng | - |
dc.relation.ispartof | Proceedings Of The 2016 Conference On Design And Architectures For Signal & Image Processing | - |
dc.source | Conference on Design and Architectures for Signal and Image Processing, DASIP[ISSN 2164-9766] (7853812), p. 154-160 | - |
dc.subject | 3307 Tecnología electrónica | - |
dc.subject.other | Hyperspectral imaging | - |
dc.subject.other | Parallel processing | - |
dc.subject.other | Support vector machine classification | - |
dc.subject.other | Kernel | - |
dc.subject.other | Mathematical model | - |
dc.title | Hyperspectral image classification using a parallel implementation of the linear SVM on a Massively Parallel Processor Array (MPPA) platform | - |
dc.type | info:eu-repo/semantics/conferenceObject | - |
dc.type | ConferenceObject | - |
dc.relation.conference | 2016 Conference on Design and Architectures for Signal and Image Processing, DASIP 2016 | - |
dc.identifier.doi | 10.1109/DASIP.2016.7853812 | - |
dc.identifier.scopus | 85014443158 | - |
dc.identifier.isi | 000405720300019 | - |
dc.contributor.authorscopusid | 57192829417 | - |
dc.contributor.authorscopusid | 57192839213 | - |
dc.contributor.authorscopusid | 56405568500 | - |
dc.contributor.authorscopusid | 57189334144 | - |
dc.contributor.authorscopusid | 56006321500 | - |
dc.contributor.authorscopusid | 36447485600 | - |
dc.contributor.authorscopusid | 7006751614 | - |
dc.description.lastpage | 160 | - |
dc.identifier.issue | 7853812 | - |
dc.description.firstpage | 154 | - |
dc.investigacion | Ingeniería y Arquitectura | - |
dc.type2 | Actas de congresos | - |
dc.contributor.daisngid | 3360488 | - |
dc.contributor.daisngid | 3634522 | - |
dc.contributor.daisngid | 2096372 | - |
dc.contributor.daisngid | 1812298 | - |
dc.contributor.daisngid | 506422 | - |
dc.contributor.daisngid | 693458 | - |
dc.contributor.daisngid | 384271 | - |
dc.description.numberofpages | 7 | - |
dc.identifier.eisbn | 979-1-0922-7915-3 | - |
dc.utils.revision | Sí | - |
dc.contributor.wosstandard | WOS:Madronal, D | - |
dc.contributor.wosstandard | WOS:Lazcano, R | - |
dc.contributor.wosstandard | WOS:Fabelo, H | - |
dc.contributor.wosstandard | WOS:Ortega, S | - |
dc.contributor.wosstandard | WOS:Callico, GM | - |
dc.contributor.wosstandard | WOS:Juarez, E | - |
dc.contributor.wosstandard | WOS:Sanz, C | - |
dc.date.coverdate | Julio 2016 | - |
dc.identifier.conferenceid | events121055 | - |
dc.identifier.ulpgc | Sí | es |
item.fulltext | Sin texto completo | - |
item.grantfulltext | none | - |
crisitem.event.eventsstartdate | 12-10-2016 | - |
crisitem.event.eventsenddate | 14-10-2016 | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.orcid | 0000-0002-9794-490X | - |
crisitem.author.orcid | 0000-0002-7519-954X | - |
crisitem.author.orcid | 0000-0002-3784-5504 | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.fullName | Fabelo Gómez, Himar Antonio | - |
crisitem.author.fullName | Ortega Sarmiento,Samuel | - |
crisitem.author.fullName | Marrero Callicó, Gustavo Iván | - |
Appears in Collections: | Actas de congresos |
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.