Identificador persistente para citar o vincular este elemento: http://hdl.handle.net/10553/45081
Título: Low power techniques for digital GaAs VLSI
Autores/as: López Feliciano, José Francisco 
Sarmiento, R. 
Nunez, A. 
Eshraghian, K.
Lachowicz, S.
Abbott, D.
Clasificación UNESCO: 3307 Tecnología electrónica
Palabras clave: Gallium arsenide
Very large scale integration
CMOS technology
CMOS logic circuits
Silicon on insulator technology, et al.
Fecha de publicación: 1999
Publicación seriada: Proceedings of the IEEE Great Lakes Symposium on VLSI 
Conferencia: 9th Great Lakes Symposium on VLSI (GLSVLSI 99) 
Resumen: This paper presents a survey of low-power digital Gallium Arsenide logic applicable to high performance VLSI circuits and systems and proposes new design concepts in methodology and architecture based on the implementation of Pseudo-Dynamic Latched Logic in order to achieve reasonable power-delay-area tradeoff. The approach is highly suitable for self-timed systems where the complexities of clock skew are avoided and power saving is achieved through pipelined architectures. The emergence of low-power Complementary HIGFET (C-HICFET) technology enables the realisation of new high performance low-power architectures. The viability of nu-GaAs (/spl nu/GaAs) as applied to C-HIGFET is discussed and the concept of 'soft' hardware referred as 'flexware' is introduced as a new design paradigm for GaAs.
URI: http://hdl.handle.net/10553/45081
ISBN: 0769501044
ISSN: 1066-1395
Fuente: Proceedings of the IEEE Great Lakes Symposium on VLSI[ISSN 1066-1395], p. 321-324
Colección:Actas de congresos
Vista completa

Visitas

161
actualizado el 20-jul-2024

Google ScholarTM

Verifica

Altmetric


Comparte



Exporta metadatos



Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.