Please use this identifier to cite or link to this item:
Title: Single supply CMOS up level shifter for dual voltage system
Authors: García, José Carlos 
Montiel-Nelson, Juan A. 
Nooshabadi, Saeid
UNESCO Clasification: 330790 Microelectrónica
Issue Date: 2017
Publisher: 0271-4302
Journal: Proceedings - IEEE International Symposium on Circuits and Systems 
Conference: 50th IEEE International Symposium on Circuits and Systems, ISCAS 2017 
Abstract: A single supply CMOS up level shifter (rsc-ls), for upconverting signals from 0.45V-0.9V logic level range up to 1V power supply voltage domain (Vdd), is introduced. From simulations results, the proposed shifter provides improvements of 63% and 69% in energy consumption and speed, respectively, when compared with a similar design, in 65nm CMOS process and low threshold voltage. For a Vdd of 1.2V we obtain up to 88% improvement in delay-energy product, when the input signal high voltage level is 0.7V with a frequency of 500MHz. We report a total static current reduction of up to 110 times. For an up shift of 0.45V to 1.2V at an output loading of 800fF, our design offers a delay of 0.38ns and an energy consumption of 1.57pJ.
ISBN: 9781467368520
ISSN: 0271-4310
DOI: 10.1109/ISCAS.2017.8050825
Source: Proceedings - IEEE International Symposium on Circuits and Systems[ISSN 0271-4310] (8050825)
Appears in Collections:Actas de congresos
Adobe PDF (212,91 kB)
Show full item record

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.