|Title:||EDAC implementation on a data lossless compressor compliant with the CCSDS 121.0-B-3 standard||Authors:||Ventura Henríquez, Diego
Barrios Alfaro, Yubal
Sánchez Clemente, Antonio José
|UNESCO Clasification:||3307 Tecnología electrónica||Issue Date:||2021||Project:||Ccsds Lossless Compression Ip-Corespace Applications||Journal:||Proceedings (Conference on Design of Circuits and Integrated Systems)||Conference:||36th Conference on Design of Circuits and Integrated Systems - DCIS 2021||Abstract:||Electronics embarked on satellites are susceptible to radiation effects, which can cause a partial malfunction of the system, modifying its behaviour and possibly deriving in a reduction of the space mission lifetime. These effects are even more critical in reprogrammable devices, such as FPGAs, whose memory resources are not always protected to unexpected changes. In this work, a technology-independent EDAC mechanism is implemented on an IP core fully compliant with the CCSDS 121.0-B-3 lossless compression standard, which describes a low-complexity and high performance algorithm for on-board data compression. Critical memories are identified, since they are candidates to be protected, and area overhead is estimated in case they are implemented using only logic resources, getting rid in this case of the necessity of the EDAC mechanism. Finally, a comparison with the IP version without EDAC is presented, in order to reflect the impact of implementing this method and observing a penalty of around a 0.6% and a maximum of 23%, in terms of resources utilization and maximum clock frequency, respectively.||URI:||http://hdl.handle.net/10553/113932||ISBN:||978-1-6654-2116-4||ISSN:||2640-5563||DOI:||10.1109/DCIS53048.2021.9666189||Source:||36th Conference on Design of Circuits and Integrated Systems, DCIS 2021[EISSN 2640-5563], (Enero 2021)|
|Appears in Collections:||Actas de congresos|
checked on Feb 18, 2023
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.