Identificador persistente para citar o vincular este elemento: http://hdl.handle.net/10553/110297
Título: Hardware/Software partitioning based on Simulated Annealing
Autores/as: Sánchez Rodríguez, David Cruz 
Catellano, Juan
Suárez Sarmiento, Álvaro 
Clasificación UNESCO: 3325 Tecnología de las telecomunicaciones
Fecha de publicación: 2000
Editor/a: Universidad de Las Palmas de Gran Canaria (ULPGC) 
Conferencia: International Conference on Modelling and Simulation (MS'2000) 
Resumen: A software implementation often can not satisfy embedded systems timing constraints. This problem can be solved by adding specifíc hardware to the system. Lately, it has been developed some design methodologies for this type of hardware/software systems. Our research group is developing a hardware/ software codesign environment for designing this type of systems. In this paper, we present our Hw/Sw partitioning algorithm that is based on simulated annealing. Main contribution is the foUowing: it supports process-level pipelining and estimates system power consumption. Thus, system designer can explore the design space to make latency, área and power trade-offs.
URI: http://hdl.handle.net/10553/110297
ISBN: 84-95286-59-9
Fuente: Proceedings of MS'2000 international conference on modelling and simulation / Ed. Rosario Berriel Martínez, p. 115-122
Colección:Actas de congresos
Adobe PDF (295,17 kB)
Vista completa

Visitas

74
actualizado el 23-sep-2024

Descargas

12
actualizado el 23-sep-2024

Google ScholarTM

Verifica

Altmetric


Comparte



Exporta metadatos



Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.