Identificador persistente para citar o vincular este elemento:
http://hdl.handle.net/10553/49664
| Título: | A CMOS adiabatic inverter operating with a single clock power supply to reduce non-adiabatic loss | Autores/as: | Montiel-Nelson, Juan A. Nooshabadi, Saeid Garcia, Jose C. |
Clasificación UNESCO: | 3307 Tecnología electrónica | Palabras clave: | Inverters Clocks Power supplies CMOS technology Integrated circuit interconnections, et al. |
Fecha de publicación: | 2008 | Publicación seriada: | 2008 Ieee Asia Pacific Conference On Circuits And Systems (Apccas 2008), Vols 1-4 | Conferencia: | APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems | Resumen: | This paper presents the design of a low energy CMOS adiabatic inverter (ib-driver). The proposed ib-driver structure uses complementary input, output and a dual-rail structure. When implemented on a 0.13μm CMOS 1.2V technology, under the large capacitive loading condition, ib-driver performs better than the reference adiabatic circuit (sk-driver) in terms of the energy-delay product (21%), with active area which is (34%) lower. Proposed inverter has a full swing for high capacitive loads (20pF). | URI: | http://hdl.handle.net/10553/49664 | ISBN: | 9781424423422 | DOI: | 10.1109/APCCAS.2008.4746185 | Fuente: | IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS (4746185), p. 968-971 |
| Colección: | Actas de congresos |
Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.