Please use this identifier to cite or link to this item:
Title: Implicit vs. explicit resource allocation in SMT processors
Authors: Cazorla, Francisco J.
Knijnenburg, Peter M.W.
Sakellariou, Rizos
Fernandez, Enrique 
Ramirez, Alex
Valero, Mateo
UNESCO Clasification: 3304 Tecnología de los ordenadores
330412 Dispositivos de control
Issue Date: 2004
Conference: Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004 
Abstract: In a Simultaneous Multithreaded (SMT) architecture, the front end of a superscalar is adapted in order to be able to fetch from several threads while the back end is shared among the threads. In this paper, we describe different resource sharing models in SMT processors. We show that explicit resource allocation can improve SMT performance. In addition, it enables SMTs to solve other QoS requirements, not realizable before.
ISBN: 0-7695-2203-3
DOI: 10.1109/DSD.2004.1333257
Source: Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004, p. 44-51, (Diciembre 2004)
Appears in Collections:Actas de congresos
Show full item record

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.