Identificador persistente para citar o vincular este elemento:
http://hdl.handle.net/10553/55096
Campo DC | Valor | idioma |
---|---|---|
dc.contributor.author | Rodriguez, Alfonso | en_US |
dc.contributor.author | Santos, Lucana | en_US |
dc.contributor.author | Sarmiento, Roberto | en_US |
dc.contributor.author | Torre, Eduardo De La | en_US |
dc.date.accessioned | 2019-02-18T16:30:01Z | - |
dc.date.available | 2019-02-18T16:30:01Z | - |
dc.date.issued | 2019 | en_US |
dc.identifier.issn | 2169-3536 | en_US |
dc.identifier.other | WoS | - |
dc.identifier.uri | http://hdl.handle.net/10553/55096 | - |
dc.description.abstract | Hyperspectral data processing is a computationally intensive task that is usually performed in high-performance computing clusters. However, in remote sensing scenarios, where communications are expensive, a compression stage is required at the edge of data acquisition before transmitting information to ground stations for further processing. Moreover, hyperspectral image compressors need to meet minimum performance and energy-efficiency levels to cope with the real-time requirements imposed by the sensors and the available power budget. Hence, they are usually implemented as dedicated hardware accelerators in expensive space-grade electronic devices. In recent years though, these devices have started to coexist with low-cost commercial alternatives in which unconventional techniques, such as run-time hardware reconfiguration are evaluated within research-oriented space missions (e.g., CubeSats). In this paper, a run-time reconfigurable implementation of a low-complexity lossless hyperspectral compressor (i.e., CCSDS 123) on a commercial off-the-shelf device is presented. The proposed approach leverages an FPGA-based on-board processing architecture with a data-parallel execution model to transparently manage a configurable number of resource-efficient hardware cores, dynamically adapting both throughput and energy efficiency. The experimental results show that this solution is competitive when compared with the current state-of-the-art hyperspectral compressors and that the impact of the parallelization scheme on the compression rate is acceptable when considering the improvements in terms of performance and energy consumption. Moreover, scalability tests prove that run-time adaptation of the compression throughput and energy efficiency can be achieved by modifying the number of hardware accelerators, a feature that can be useful in space scenarios, where requirements change over time (e.g., communication bandwidth or power budget). | en_US |
dc.language | eng | en_US |
dc.relation.ispartof | IEEE Access | en_US |
dc.source | IEEE Access[ISSN 2169-3536],v. 7, p. 10644-10652, (2019) | en_US |
dc.subject | 3307 Tecnología electrónica | en_US |
dc.subject.other | Fpga Implementation | en_US |
dc.subject.other | Data Compression | en_US |
dc.subject.other | Dynamic And Partial Reconfiguration | en_US |
dc.subject.other | Fpgas | en_US |
dc.subject.other | High-Performance Embedded Computing | en_US |
dc.subject.other | Hyperspectral Images | en_US |
dc.subject.other | On-Board Processing | en_US |
dc.title | Scalable hardware-based on-board processing for run-time adaptive lossless hyperspectral compression | en_US |
dc.type | info:eu-repo/semantics/article | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1109/ACCESS.2019.2892308 | en_US |
dc.identifier.scopus | 85061079827 | - |
dc.identifier.isi | 000458011000001 | - |
dc.contributor.authorscopusid | 56972626600 | - |
dc.contributor.authorscopusid | 54391653200 | - |
dc.contributor.authorscopusid | 35609452100 | - |
dc.contributor.authorscopusid | 50162474400 | - |
dc.description.lastpage | 10652 | en_US |
dc.identifier.issue | 8610106 | - |
dc.description.firstpage | 10644 | en_US |
dc.relation.volume | 7 | en_US |
dc.investigacion | Ingeniería y Arquitectura | en_US |
dc.type2 | Artículo | en_US |
dc.contributor.daisngid | 31468442 | - |
dc.contributor.daisngid | 29585558 | - |
dc.contributor.daisngid | 116294 | - |
dc.contributor.daisngid | 626981 | - |
dc.description.numberofpages | 9 | en_US |
dc.utils.revision | Sí | en_US |
dc.contributor.wosstandard | WOS:Rodriguez, A | - |
dc.contributor.wosstandard | WOS:Santos, L | - |
dc.contributor.wosstandard | WOS:Sarmiento, R | - |
dc.contributor.wosstandard | WOS:De La Torre, E | - |
dc.identifier.ulpgc | Sí | es |
dc.description.sjr | 0,775 | |
dc.description.jcr | 3,745 | |
dc.description.sjrq | Q1 | |
dc.description.jcrq | Q1 | |
dc.description.scie | SCIE | |
item.grantfulltext | none | - |
item.fulltext | Sin texto completo | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.orcid | 0000-0002-4843-0507 | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.fullName | Santos Falcón, Lucana | - |
crisitem.author.fullName | Sarmiento Rodríguez, Roberto | - |
Colección: | Artículos |
Citas SCOPUSTM
23
actualizado el 15-dic-2024
Citas de WEB OF SCIENCETM
Citations
21
actualizado el 15-dic-2024
Visitas
36
actualizado el 09-mar-2024
Google ScholarTM
Verifica
Altmetric
Comparte
Exporta metadatos
Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.