Identificador persistente para citar o vincular este elemento:
http://hdl.handle.net/10553/54963
Campo DC | Valor | idioma |
---|---|---|
dc.contributor.author | Ortiz, Alberto | en_US |
dc.contributor.author | Guerra Hernández, Raúl Celestino | en_US |
dc.contributor.author | Lopez, Sebastian | en_US |
dc.contributor.author | Otero, Andrés | en_US |
dc.contributor.author | Sarmiento Rodríguez, Roberto | en_US |
dc.contributor.author | de la Torre, Eduardo | en_US |
dc.contributor.author | Rodríguez, Alfonso | en_US |
dc.date.accessioned | 2019-02-18T15:55:08Z | - |
dc.date.available | 2019-02-18T15:55:08Z | - |
dc.date.issued | 2018 | en_US |
dc.identifier.issn | 2072-4292 | en_US |
dc.identifier.other | WoS | - |
dc.identifier.uri | http://hdl.handle.net/10553/54963 | - |
dc.description.abstract | Space missions are facing disruptive innovation since the appearance of small, lightweight, and low-cost satellites (e.g., CubeSats). The use of commercial devices and their limitations in cost usually entail a decrease in available on-board computing power. To face this change, the on-board processing paradigm is advancing towards the clustering of satellites, and moving to distributed and collaborative schemes in order to maintain acceptable performance levels in complex applications such as hyperspectral image processing. In this scenario, hybrid hardware/software and reconfigurable computing have appeared as key enabling technologies, even though they increase complexity in both design and run time. In this paper, the ARTICo(3) framework, which abstracts and eases the design and run-time management of hardware-accelerated systems, has been used to deploy a networked implementation of the Fast UNmixing (FUN) algorithm, which performs linear unmixing of hyperspectral images in a small cluster of reconfigurable computing devices that emulates a distributed on-board processing scenario. Algorithmic modifications have been proposed to enable data-level parallelism and foster scalability in two ways: on the one hand, in the number of accelerators per reconfigurable device; on the other hand, in the number of network nodes. Experimental results motivate the use of ARTICo(3)-enabled systems for on-board processing in applications traditionally addressed by high-performance on-Earth computation. Results also show that the proposed implementation may be better, for certain configurations, than an equivalent software-based solution in both performance and energy efficiency, achieving great scalability that is only limited by communication bandwidth. | en_US |
dc.language | eng | en_US |
dc.relation | Plataforma Hw/Sw Distribuida Para El Procesamiento Inteligente de Información Sensorial Heterogenea en Aplicaciones de Supervisión de Grandes Espacios Naturales | en_US |
dc.relation | TEC2017-86722-C4-2-R PLATAFORMA HW/SW DISTRIBUIDA PARA EL PROCESAMIENTO INTELIGENTE DE INFORMACION SENSORIAL HETEROGENEA EN APLICACIONES DE SUPERVISION DE GRANDES ESPACIOS NATURALES | en_US |
dc.relation.ispartof | Remote Sensing | en_US |
dc.source | Remote Sensing [ISSN 2072-4292], v. 10(11), 1790 | en_US |
dc.subject | 3307 Tecnología electrónica | en_US |
dc.subject.other | Parallel Implementation | en_US |
dc.subject.other | Fast Algorithm | en_US |
dc.subject.other | Classification | en_US |
dc.subject.other | Capabilities | en_US |
dc.subject.other | Compression | en_US |
dc.subject.other | Satellites | en_US |
dc.subject.other | Hybrid | en_US |
dc.subject.other | Chain | en_US |
dc.subject.other | Hyperspectral Imaging | en_US |
dc.subject.other | Linear Unmixing | en_US |
dc.subject.other | Fpgas | en_US |
dc.subject.other | On-Board Processing | en_US |
dc.subject.other | Artico(3) | en_US |
dc.title | A runtime-scalable and hardware-accelerated approach to on-board linear unmixing of hyperspectral images | en_US |
dc.type | info:eu-repo/semantics/article | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.3390/rs10111790 | en_US |
dc.identifier.scopus | 85057127653 | - |
dc.identifier.isi | 000451733800121 | - |
dc.contributor.authorscopusid | 57204770113 | - |
dc.contributor.authorscopusid | 56972626600 | - |
dc.contributor.authorscopusid | 56333613300 | - |
dc.contributor.authorscopusid | 57187722000 | - |
dc.contributor.authorscopusid | 35868116400 | - |
dc.contributor.authorscopusid | 35609452100 | - |
dc.contributor.authorscopusid | 6603668216 | - |
dc.identifier.issue | 1790 | - |
dc.relation.volume | 10 | en_US |
dc.investigacion | Ingeniería y Arquitectura | en_US |
dc.type2 | Artículo | en_US |
dc.contributor.daisngid | 29777603 | - |
dc.contributor.daisngid | 31468442 | - |
dc.contributor.daisngid | 2216671 | - |
dc.contributor.daisngid | 465777 | - |
dc.contributor.daisngid | 298843 | - |
dc.contributor.daisngid | 116294 | - |
dc.contributor.daisngid | 626981 | - |
dc.description.numberofpages | 21 | en_US |
dc.utils.revision | Sí | en_US |
dc.contributor.wosstandard | WOS:Ortiz, A | - |
dc.contributor.wosstandard | WOS:Rodriguez, Alfonso | - |
dc.contributor.wosstandard | WOS:Guerra, R | - |
dc.contributor.wosstandard | WOS:Lopez, S | - |
dc.contributor.wosstandard | WOS:Otero, A | - |
dc.contributor.wosstandard | WOS:Sarmiento, R | - |
dc.contributor.wosstandard | WOS:de la Torre, E | - |
dc.identifier.ulpgc | Sí | en_US |
dc.contributor.buulpgc | BU-TEL | en_US |
dc.description.sjr | 1,43 | |
dc.description.jcr | 4,118 | |
dc.description.sjrq | Q1 | |
dc.description.jcrq | Q1 | |
dc.description.scie | SCIE | |
item.grantfulltext | open | - |
item.fulltext | Con texto completo | - |
crisitem.project.principalinvestigator | López Suárez, Sebastián Miguel | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.orcid | 0000-0002-4303-3051 | - |
crisitem.author.orcid | 0000-0002-2360-6721 | - |
crisitem.author.orcid | 0000-0002-4843-0507 | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.fullName | Guerra Hernández,Raúl Celestino | - |
crisitem.author.fullName | López Suárez, Sebastián Miguel | - |
crisitem.author.fullName | Sarmiento Rodríguez, Roberto | - |
Colección: | Artículos |
Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.