|Title:||A mapping technique for the synthesis of linear threshold gate networks used to implement Boolean functions||Authors:||Celinski, Peter
Sherman, Gregory D.
López, José Fco
|Issue Date:||2001||Journal:||Advances in Neural Networks and Applications||Abstract:||The main result of this paper is the development of a systematic paper-and-pencil design methodology for implementing Boolean functions of up to 4 variables using threshold logic (TL) gates, which does not require linear programming, for the first time. The methodology is similar in operation to the Karnaugh map logic minimization technique, and is based on determining the minimum threshold cover of a Boolean function. The paper also reviews aspects of TL and illustrates the application of the proposed design methodology to VLSI design using the neuron-MOS technique.||URI:||http://hdl.handle.net/10553/52226||ISBN:||9608052262||Source:||Advances in Neural Networks and Applications, p. 224-228|
|Appears in Collections:||Reseña|
checked on Nov 19, 2023
checked on Jul 23, 2022
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.