Please use this identifier to cite or link to this item:
Title: Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder
Authors: Gupta, Amit Kumar
Nooshabadi, Saeid
Montiel-Nelson, Juan 
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: Very large scale integration
Computer programming
Field programmable gate arrays
JPEG2000, et al
Issue Date: 2005
Journal: Proceedings of SPIE - The International Society for Optical Engineering 
Conference: VLSI Circuits and Systems II 
Abstract: In this paper we present the VLSI architecture for the buffer for tier-I of EBCOT encoder of JPEG2000. The buffer allows the integration of bit-plane coder and arithmetic coder module employing concurrent symbol processing technique. The buffer architecture is optimized by exploiting the natural image statistics to optimally choose the buffer length parameter. The overall architecture is implemented using Altera FPGA and experimental results show a savings of 59% in the hardware cost with minimal reduction in the overall throughput.
ISBN: 0-8194-5832-5
ISSN: 0277-786X
DOI: 10.1117/12.608585
Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 5837 PART I (23), p. 185-192
Appears in Collections:Actas de congresos
Show full item record

Page view(s)

checked on Jan 28, 2023

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.