Please use this identifier to cite or link to this item:
http://hdl.handle.net/10553/49654
| Title: | High performance CMOS 2-input NAND based on low-race split-level charge-recycling pass-transistor logic | Authors: | García, José C. Montiel-Nelson, Juan A. Nooshabadi, Saeid |
UNESCO Clasification: | 3307 Tecnología electrónica | Keywords: | Low-voltage low-energy high capacitive load charge-recycling |
Issue Date: | 2009 | Journal: | 12th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2009 | Conference: | 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools | Abstract: | This paper presents the design of a highly efficient CMOS 2-input NAND (gcr-nand). When implemented on a 65nm CMOS technology, under 1pF capacitive loading condition, gcr-nand has a lower active area (3.4 times lower), and energy-delay product (56%) than the reference 2-input NAND (Iscpl-nand). Furthermore, gcr-nand is able to operate under a high output load. | URI: | http://hdl.handle.net/10553/49654 | ISBN: | 9780769537825 | DOI: | 10.1109/DSD.2009.181 | Source: | 12th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2009 (5350167), p. 593-596 |
| Appears in Collections: | Actas de congresos |
Adobe PDF (431,23 kB)
Page view(s)
29
checked on Jul 6, 2024
Download(s)
86
checked on Jul 6, 2024
Google ScholarTM
Check
Altmetric
Share
Export metadata
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.