Please use this identifier to cite or link to this item:
Title: A low memory requirements execution flow for the non-uniform grid projection super-resolution algorithm
Authors: Szydzik, Tomasz 
Callico, Gustavo M. 
Nunez, Antonio 
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: Memory management
Image resolution
Mathematical model
Issue Date: 2011
Journal: Proceedings - 2011 IEEE InternationalSymposium on Multimedia, ISM 2011
Conference: 13th IEEE International Symposium on Multimedia, ISM 2011 
Abstract: In this work we present a novel execution flow for the super-resolution image restoration (SRIR) non-uniform grid projection algorithm - the macroblock-level flow. The novel flow is compared with the reference frame-level flow. The frame-level flow is characterized by the fact that transitions from one step of the algorithm to another occur only after the current step is carried out for all macro blocks (MBs) of the frame being currently processed. The novel flow carries out complete processing of one MB before the processing of another MB starts. The memory requirements of both schemes are evaluated in detail and compared. The study on the achievable memory reduction in total memory requirements was carried out for different values of the algorithm parameters: the MB size, scale factor, search area size and number of reference frames included in the sliding frame window. The results show quantitatively that the parameter that influences storage instantiation the most and has the greatest influence on the total memory size is the number of reference frames in the sliding frame window. The conducted study shows that, for a QCIF frame format, switching from frame-to macroblock-level is feasible and fully validated functionally and that the new execution flow can lead to memory reduction by a factor of 6.8 to 40, depending on the algorithm parameters values. Memory reduction greatly facilitates hardware implementations of the algorithm and this is the main result claimed. But the reduction in memory size comes at the cost of increasing the number of memory accesses and therefore communications traffic. The increase noted in memory accesses it to be quantified in future work as well as the potential impact on power consumption. The reduction in memory size might also make it fit on chip without turning to external memory, thereby reducing power consumption. This trade off in power is yet to be quantified.
ISBN: 9780769545899
DOI: 10.1109/ISM.2011.22
Source: Proceedings - 2011 IEEE InternationalSymposium on Multimedia, ISM 2011 (6123329), p. 85-90
Appears in Collections:Actas de congresos
Show full item record


checked on Nov 26, 2023

Page view(s)

checked on Jul 22, 2023

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.