Please use this identifier to cite or link to this item: http://hdl.handle.net/10553/45088
Title: GaAs pseudodynamic latched logic for high performance processor cores
Authors: López, J. F. 
Eshraghian, K.
Sarmiento, R. 
Núnez, A. 
Abbott, D.
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: Gallium arsenide
Very large scale integration
Energy consumption
CMOS logic circuits
Programmable logic arrays
Issue Date: 1997
Publisher: 0018-9200
Journal: IEEE Journal of Solid-State Circuits 
Abstract: A novel GaAs logic family, pseudodynamic latched logic (PDLL), is presented in this paper. It is composed of a dynamic circuit where the logic is performed and a static latch whose function is to permanently refresh the stored data on a dynamic node. Because of this hybrid structure, PDLL takes advantage of both static and dynamic families and thus, permits implementation of very complex structures with good speed-area power tradeoff. Moreover, the inclusion of the latch permits this class of logic family to be highly efficient for pipelined systems working even at high temperature without loss of data due to leakage currents. Barrel-shifters, programmable logic arrays (PLA's), and carry lookahead adders (CLA's) were verified by simulations demonstrating its feasibility for the development of high-performance very large scale integration (VLSI) systems.
URI: http://hdl.handle.net/10553/45088
ISSN: 0018-9200
DOI: 10.1109/4.604094
Source: IEEE Journal of Solid-State Circuits[ISSN 0018-9200],v. 32, p. 1297-1303
Appears in Collections:Artículos
Show full item record

SCOPUSTM   
Citations

7
checked on May 16, 2021

WEB OF SCIENCETM
Citations

5
checked on May 16, 2021

Page view(s)

72
checked on May 16, 2021

Google ScholarTM

Check

Altmetric


Share



Export metadata



Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.