Please use this identifier to cite or link to this item: http://hdl.handle.net/10553/45051
Title: Experimental gigabit multidrop serial backplane for high speed digital systems
Authors: Tobajas, Félix 
Esper-Chaín, Roberto 
Tubío, Óscar
Arteaga Mesa,Ruben 
De Armas Sosa, Valentín 
Sarmiento, Roberto 
UNESCO Clasification: 33 Ciencias tecnológicas
Issue Date: 2005
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Journal: Proceedings - IEEE International Symposium on Circuits and Systems 
Conference: IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 
Abstract: Maximum data rate in today's available multidrop backplanes is limited to 400Mbps due to signal integrity concerns. In this paper, an experimental gigabit multidrop serial backplane for high-speed digital systems based on a novel asymmetrical broadband power splitter configuration with matching trace impedance, is presented. Experimental results obtained from constructed prototype demonstrate a satisfactory operation of the proposed multidrop serial backplane for a data transfer rate of 3Gbps.
URI: http://hdl.handle.net/10553/45051
ISBN: 0-7803-8834-8
ISSN: 0271-4310
DOI: 10.1109/ISCAS.2005.1465463
Source: Proceedings - IEEE International Symposium on Circuits and Systems [ISSN 0271-4310] (1465463), p. 3821-3824
Appears in Collections:Actas de congresos
Show full item record

SCOPUSTM   
Citations

3
checked on Feb 28, 2021

WEB OF SCIENCETM
Citations

1
checked on Feb 28, 2021

Page view(s)

56
checked on Feb 27, 2021

Google ScholarTM

Check

Altmetric


Share



Export metadata



Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.