Please use this identifier to cite or link to this item:
Title: Implementation of a parametrizable router architecture for Networks-on-Chip (NoC) with Quality of Service (QoS) support
Authors: Regidor, R.
Tobajas, F. 
De Armas Sosa, Valentín 
Rivero, J. M.
Sarmiento, R. 
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: Network-on-chip
Routing algorithm
Issue Date: 2007
Journal: Proceedings of SPIE - The International Society for Optical Engineering 
Conference: VLSI Circuits and Systems III 
Abstract: Managing the complexity of designing Systems-on-Chip (SoC) containing billions of transistors requires decoupling computation from communication. Networks-on-Chip (NoC) have been proposed as a solution for managing this problem as they meet the reusability, scalability and parallelism requirements of these systems, while coping with power constraints and clock distribution. In this paper, the implementation of a router's architecture for NoC with both guaranteed and best-effort services support is described, and some synthesis results are presented. The proposed router architecture is parameterized on the number of virtual channels, the size of virtual channels, the number of virtual channels for guaranteed traffic, the relative priority of the guaranteed traffic, and the switching technique.
ISBN: 0819467189
ISSN: 0277-786X
DOI: 10.1117/12.721922
Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 6590 (65901L)
Appears in Collections:Actas de congresos
Show full item record

Page view(s)

checked on Jan 20, 2024

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.