Please use this identifier to cite or link to this item:
Title: Hardware implementation of a scheduler for high performance switches with Quality of Service support
Authors: Arteaga, R.
Tobajas, F. 
De Armas Sosa, Valentín 
Sarmiento, R. 
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: Field programmable gate arrays
Quality of Service (QoS)
Differentiated Services
Traffic Scheduling
Issue Date: 2009
Journal: Proceedings of SPIE - The International Society for Optical Engineering 
Conference: VLSI Circuits and Systems IV 
Abstract: In this paper, the hardware implementation of a scheduler with QoS support is presented. The starting point is a Differentiated Service (DiffServ) network model. Each switch of this network classifies the packets in flows which are assigned to traffic classes depending of its requirements with an independent queue being available for each traffic class. Finally, the scheduler chooses the right queue in order to provide Quality of Service support. This scheduler considers the bandwidth distribution, introducing the time frame concept, and the packet delay, assigning a priority to each traffic class. The architecture of this algorithm is also presented in this paper describing their functionality and complexity. The architecture was described in Verilog HDL at RTL level. The complete system has been implemented in a Spartan-3 1000 FPGA device using ISE software from Xilinx, demonstrating it is a suitable design for high speed switches.
ISBN: 9780819476371
ISSN: 0277-786X
DOI: 10.1117/12.821522
Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 7363 (73630B)
Appears in Collections:Actas de congresos
Adobe PDF (367,97 kB)
Show full item record

Page view(s)

checked on Feb 10, 2024


checked on Feb 10, 2024

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.