Please use this identifier to cite or link to this item:
Title: NoC emulation framework based on Arteris NoC Solution for multiprocessor System-on-Chip
Authors: Mori, José A.
Tobajas, Félix 
Sarmiento, Roberto 
De Armas, Valentin 
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: FPGA emulation
Network on chip
Traffic analysis
Traffic generators, et al
Issue Date: 2011
Publisher: 0277-786X
Journal: Proceedings of SPIE - The International Society for Optical Engineering 
Conference: Conference on VLSI Circuits and Systems V
Abstract: The growth of complexity and the requirements of on-chip technologies create the need for new architectures which generate solutions representing a compromise between complexity and power consumption, and Quality of Service (QoS) of the communications between the cores of a System-on-Chip (SoC). Network-on-Chip (NoC) arises as a solution to implement efficient interconnections in SoC. This new technology, due to its complexity, creates the need of specialized engineers who can design the intricate circuits that NoC requires. It is possible to reduce those specialization needs by using CAD tools. In this paper, one of this tools, called Arteris NoC Solution, is used for developing the proposed framework for NoC emulation. This software includes three different tools: NoCexplorer, for high-level simulation of an abstract model of the NoC, NoCcompiler, in which the NoC is defined and generated in HDL language, and NoCverifier, which performs simulations of the HDL code. Furthermore, a validation and characterization infrastructure was developed for the created NoC, which can be completely emulated in FPGA. This environment is composed by OCP traffic generators and receptors, which also can perform measurements over the created traffic, and a store and communication module, which is responsible for storing the results obtained from the emulation of the entire system in the FPGA, and send it to a PC. Once the data is stored in the PC, statistical analyses are performed, including a comparison of mean latency from high level simulations, RTL simulations and FPGA emulations. The analysis of the results is obtained from three scenarios with different NoC topologies for the same SoC design.
ISBN: 9780819486561
ISSN: 0277-786X
DOI: 10.1117/12.887474
Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 8067 (80670I)
Appears in Collections:Actas de congresos
Show full item record

Page view(s)

checked on Feb 17, 2024

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.