Please use this identifier to cite or link to this item:
Title: SystemC modelling of lossless compression IP cores for space applications
Authors: Santos, Lucana 
Gómez, Ana 
Hernández-Fernández, Pedro 
Sarmiento, Roberto 
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: IP networks
Field programmable gate arrays
Image coding
Algorithm design and analysis
Issue Date: 2017
Publisher: 2164-9766
Journal: Conference on Design and Architectures for Signal and Image Processing, DASIP
Conference: 2016 Conference on Design and Architectures for Signal and Image Processing, DASIP 2016 
Abstract: In this paper, we perform the Electronic System Level (ESL) modelling and verification of two lossless compression standard algorithms for space applications using the SystemC language. In particular we present the architectures and a description in SystemC of the CCSDS-121 universal lossless compressor and the CCSDS-123 lossless compressor for hyperspectral and multispectral images. Both algorithms were specifically designed to operate on board satellites and they can be utilized as independent standalone compressors as well as jointly. In the latter case, the CCSDS-121 performs the entropy coding stage of the CCSDS-123 compressor. The computational capabilities of the hardware available on a satellite are limited, and hence, it is necessary to design hardware architectures that make it possible to execute the algorithms in an efficient way in terms of throughput, resource utilization and power consumption. On-board compression algorithms are usually implemented on ASICs or FPGAs that are tolerant to solar radiation. The main objective of this work is to describe models of the compressors in SystemC, that enable the generation of specifications for a subsequent implementation phase where the algorithms will be described in a hardware design language (VHDL) that can be efficiently mapped into space-qualified FPGAs. With the SystemC models, we perform an exploration of the design space, refining the architecture, and retrieving information about the limits in performance of the cores, storage requirements, data dependencies and prospective hardware requirements of the later FPGA implementation. The described models also comprise connections to shared communication buses using transaction-level modelling (TLM), allowing their inclusion in an embedded system model that may include a software co-processor as well as other processing cores. Additionally, the models are verified by creating SystemC testbenches that can be reused to verify the IP cores when described in VH...
ISBN: 9791092279153
ISSN: 2164-9766
DOI: 10.1109/DASIP.2016.7853798
Source: Conference on Design and Architectures for Signal and Image Processing, DASIP[ISSN 2164-9766] (7853798), p. 65-72
Appears in Collections:Actas de congresos
Show full item record


checked on Feb 21, 2021


checked on Feb 21, 2021

Page view(s)

checked on Feb 21, 2021

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.