|Title:||Run-time scalable architecture for deblocking filtering in H.264/AVC and SVC video codecs||Authors:||Otero, Andrés
De La Torre, Eduardo
Callicó, Gustavo M.
|UNESCO Clasification:||3307 Tecnología electrónica||Keywords:||Filtering , Scalability , Arrays , Parallel processing , Static VAr compensators , Field programmable gate arrays , Reconfigurable architectures , scalable architecture , Deblocking Filter , H.264/AVC , SVC||Issue Date:||2013||Journal:||Embedded Systems Design with FPGAs||Abstract:||Systems relying on fixed hardware components with a static level of parallelism can suffer from an under use of logical resources, since they have to be designed for the worst-case scenario. This problem is especially important in video applications due to the emergence of new flexible standards, like Scalable Video Coding (SVC), which offer several levels of scalability. In this paper, Dynamic and Partial Reconfiguration (DPR) of modern FPGAs is used to achieve run-time variable parallelism, by using scalable architectures where the size can be adapted at run-time. Based on this proposal, a scalable Deblocking Filter core (DF), compliant with the H.264/AVC and SVC standards has been designed. This scalable DF allows run-time addition or removal of computational units working in parallel. Scalability is offered together with a scalable parallelization strategy at the macro block (MB) level, such that when the size of the architecture changes, MB filtering order is modified accordingly.||URI:||http://hdl.handle.net/10553/44403||ISBN:||9781461413622
|DOI:||10.1007/978-1-4614-1362-2_8||Source:||Embedded Systems Design with FPGAs,v. 9781461413622, p. 173-199|
|Appears in Collections:||Capítulo de libro|
checked on Feb 28, 2021
checked on Feb 27, 2021
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.