Identificador persistente para citar o vincular este elemento: http://hdl.handle.net/10553/129895
Título: Removing Data Dependencies in the CCSDS 123.0-B-2 Predictor Weight Updating
Autores/as: Barrios Alfaro,Yubal 
Bartrina-Rapestà, Joan
Hernández-Cabronero, Miguel
Sánchez Clemente, Antonio José 
Blanes, Ian
Serra-Sagrista, Joan
Sarmiento Rodríguez, Roberto 
Clasificación UNESCO: 33 Ciencias tecnológicas
Palabras clave: hyperspectral imaging
onboard data processing
Compression algorithms
Fecha de publicación: 2024
Proyectos: Lossless/lossy multispectral & hyperspectral compression IP core 
Publicación seriada: IEEE Geoscience and Remote Sensing Letters 
Resumen: The Consultative Committee for Space Data Systems (CCSDS) first standardized near-lossless coding capabilities in the CCSDS 123.0-B-2 algorithm. However, this standard does not describe strategies to produce high-throughput hardware implementations, which are not trivial to derive from its definition. At the same time, throughput optimizations without significant compression performance penalty are paramount to enable real-time compression on-board next-generation satellites. This work demonstrates that the weight update stage of the CCSDS 123.0-B-2 predictor can be selectively bypassed to enhance throughput for both lossless and near-lossless modes with minimal impact on compression performance and still produce fully compliant bitstreams. Skipping the weight update implies that those weights must be carefully chosen outside the original CCSDS 123.0-B-2 pipeline. Two strategies are proposed to select effective weight values based on whether a priori information about the current image is exploited or not. Comprehensive experimental results are presented for both proposed strategies and for lossless and near-lossless regimes, using a representative set of hyperspectral images. The coding penalty is, on average, 1% for lossless and 8% for near-lossless, depending on the strategy used to set the initial weights. The proposed method obtains a maximum throughput of one processed sample per clock cycle when it is evaluated using high-level synthesis (HLS), consuming 4.6% of the look-up tables (LUTs) and 31.1% of the internal memory on a Xilinx Kintex UltraScale space-grade field programmable gate array (FPGA).
URI: http://hdl.handle.net/10553/129895
ISSN: 1558-0571
DOI: 10.1109/LGRS.2024.3362376
Colección:Artículos
Vista completa

Google ScholarTM

Verifica

Altmetric


Comparte



Exporta metadatos



Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.