Identificador persistente para citar o vincular este elemento:
http://hdl.handle.net/10553/77075
Título: | Distributed power amplifier in GaN technology with tapered drain lines | Autores/as: | Saiz-Perez, Jose Luis Del Pino, Javier Mayor Duarte, Daniel Khemchandani, Sunil L. San Miguel Montesdeoca, Mario Mateos Angulo, Sergio |
Clasificación UNESCO: | 3325 Tecnología de las telecomunicaciones | Palabras clave: | Distributed Pa Gan Ommic Power Added Efficiency (Pae) |
Fecha de publicación: | 2020 | Conferencia: | 35th Conference on Design of Circuits and Integrated Systems - DCIS 2020 | Resumen: | A Distributed Power Amplifier (DPA) with a tapered drain line is presented in this paper. The drain line impedance tapering technique allows to obtain a higher output power and efficiency compared to the conventional approach, whereas a constant drain line impedance avoids impedance changes in the power supply drive signal. The design was implemented using the D01GH/Si technology provided by the foundry OMMIC. The DPA achieves a Psat of 32 dBm and a flat gain over 14 dB in a frequency range that ranges from 1 to 8 GHz. Moreover, this circuit achieves a Power Added Efficiency (PAE) of 50%. Finally, the occupied area of the DPA is 2.2x1.2mm2 excluding pads. | URI: | http://hdl.handle.net/10553/77075 | ISBN: | 9781728191324 | DOI: | 10.1109/DCIS51330.2020.9268621 | Fuente: | 2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) |
Colección: | Actas de congresos |
Visitas
118
actualizado el 23-may-2024
Google ScholarTM
Verifica
Altmetric
Comparte
Exporta metadatos
Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.