Please use this identifier to cite or link to this item:
http://hdl.handle.net/10553/74182
Title: | Pipelining-based tradeoffs for hardware/software codesign of multimedia systems | Authors: | Castellano, J. P. Sánchez-Rodríguez, David Cazorla, O. Suárez Sarmiento, Álvaro |
UNESCO Clasification: | 3304 Tecnología de los ordenadores | Keywords: | Hardware Space exploration Multimedia systems Application software Software systems |
Issue Date: | 2000 | Publisher: | Institute of Electrical and Electronics Engineers (IEEE) | Conference: | 8th Euromicro Workshop on Parallel and Distributed Processing, EURO-PDP 2000 | Abstract: | In the last years, multimedia systems are present in an ever increasing number of applications. A software implementation often can not satisfy system timing constraints. This problem can be solved by adding specific hardware to the system. Lately, it has been developed some design methodologies for this type of hardware/software systems. Our research group have developed a hardware/software codesign environment named GACSYS (GAC's Codesign System) for designing this type of systems. In this article, we present our Hw/Sw partitioning tool. Main contribution of our tool is the following: it supports process-level pipelining and takes into account system power consumption. Thus, system designer can explore the design space to make new latency, area and power trade-offs. | URI: | http://hdl.handle.net/10553/74182 | ISBN: | 0-7695-0500-7 | DOI: | 10.1109/EMPDP.2000.823434 | Source: | Proceedings - 8th Euromicro Workshop on Parallel and Distributed Processing, EURO-PDP 2000, p. 383-390, (Enero 2000) |
Appears in Collections: | Actas de congresos |
SCOPUSTM
Citations
4
checked on Nov 17, 2024
Page view(s)
100
checked on Nov 9, 2024
Google ScholarTM
Check
Altmetric
Share
Export metadata
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.