Please use this identifier to cite or link to this item: http://hdl.handle.net/10553/52762
Title: Optimization of the delta-doped layer in P-HFETs at medium/high temperatures
Authors: Gonzalez, B 
Hernandez, A 
Garcia, J 
del Pino, J 
Sendra, JR
Nunez, A
Keywords: Transistors
Simulation
Issue Date: 2000
Publisher: 0268-1242
Journal: Semiconductor Science and Technology 
Abstract: The use of delta-doping in HFET processes has made the development of transistor circuits and logic gates possible, for very high-frequency/speed or low-power applications. This behaviour of the PHFET device is due to fast quantum well conduction. However, the effect of the operating temperature range is critical. This range depends on the transistor and circuit activity, the packaging technique, and the external operating conditions. Temperature strongly affects the device ability to confine the current flow into the quantum well channel. In this paper the effect of temperature and delta-doping concentration on the performance of the device is investigated by means of simulated experiments. The results are analytically and qualitatively discussed, showing how to fine tune the delta-doping concentration in order to optimize the P-HFET behaviour from medium- to high-temperature conditions, [300, 500] K.
URI: http://hdl.handle.net/10553/52762
ISSN: 0268-1242
Source: Semiconductor Science And Technology[ISSN 0268-1242],v. 15 (4), p. L19-L23
Appears in Collections:Comentario
Show full item record

WEB OF SCIENCETM
Citations

4
checked on May 2, 2021

Page view(s)

15
checked on May 8, 2021

Google ScholarTM

Check


Share



Export metadata



Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.