Please use this identifier to cite or link to this item:
http://hdl.handle.net/10553/50504
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Falcón, Ayose | en_US |
dc.contributor.author | Santana, Oliverio J. | en_US |
dc.contributor.author | Ramirez, Alex | en_US |
dc.contributor.author | Valero, Mateo | en_US |
dc.date.accessioned | 2018-11-24T16:33:07Z | - |
dc.date.available | 2018-11-24T16:33:07Z | - |
dc.date.issued | 2004 | en_US |
dc.identifier.issn | 1740-0562 | en_US |
dc.identifier.uri | http://hdl.handle.net/10553/50504 | - |
dc.description.abstract | Executing multiple threads has proved to be an effective solution to partially hide latencies that appear in a processor. When a thread is stalled because of a long-latency operation is being processed, such as a memory access or a floating-point calculation, the processor can switch to another context so that another thread can take advantage of the idle resources. However, fetch stall conditions caused by a branch predictor delay are not hidden by current simultaneous multithreading (SMT) fetch designs, causing a performance drop due to the absence of instructions to execute. In this paper, we propose several solutions to reduce the effect of branch predictor delay in the performance of SMT processors. Firstly, we analyse the impact of varying the number of access ports. Secondly, we describe a decoupled implementation of an SMT fetch unit that helps to tolerate the predictor delay. Finally, we present an interthread pipelined branch predictor, based on creating a pipeline of interleaved predictions from different threads. Our results show that, combining all the proposed techniques, the performance obtained is similar to that obtained using an ideal, 1-cycle access branch predictor. | en_US |
dc.language | eng | en_US |
dc.relation.ispartof | International Journal of High Performance Computing and Networking | en_US |
dc.source | International Journal of High Performance Computing and Networking [ISSN 1740-0562], v. 2 (1), p. 11-21 | en_US |
dc.subject | 330406 Arquitectura de ordenadores | en_US |
dc.subject.other | Branch predictor delay | en_US |
dc.subject.other | Decoupled predictor | en_US |
dc.subject.other | Fetch engine | en_US |
dc.subject.other | Predictor pipelining | en_US |
dc.subject.other | SMT | en_US |
dc.title | A latency-conscious SMT branch prediction architecture | en_US |
dc.type | info:eu-repo/semantics/article | es |
dc.type | Article | es |
dc.identifier.doi | 10.1504/IJHPCN.2004.009264 | en_US |
dc.identifier.scopus | 84951714939 | - |
dc.contributor.authorscopusid | 9733156400 | - |
dc.contributor.authorscopusid | 7003605046 | - |
dc.contributor.authorscopusid | 55837529000 | - |
dc.contributor.authorscopusid | 24475914200 | - |
dc.identifier.eissn | 1740-0570 | - |
dc.description.lastpage | 21 | - |
dc.identifier.issue | 1 | - |
dc.description.firstpage | 11 | - |
dc.relation.volume | 2 | - |
dc.investigacion | Ingeniería y Arquitectura | en_US |
dc.type2 | Artículo | en_US |
dc.identifier.ulpgc | Sí | es |
item.fulltext | Sin texto completo | - |
item.grantfulltext | none | - |
crisitem.author.dept | GIR SIANI: Inteligencia Artificial, Robótica y Oceanografía Computacional | - |
crisitem.author.dept | IU Sistemas Inteligentes y Aplicaciones Numéricas | - |
crisitem.author.dept | Departamento de Informática y Sistemas | - |
crisitem.author.orcid | 0000-0001-7511-5783 | - |
crisitem.author.parentorg | IU Sistemas Inteligentes y Aplicaciones Numéricas | - |
crisitem.author.fullName | Santana Jaria, Oliverio Jesús | - |
Appears in Collections: | Artículos |
SCOPUSTM
Citations
1
checked on Dec 8, 2024
Page view(s)
75
checked on Dec 2, 2023
Google ScholarTM
Check
Altmetric
Share
Export metadata
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.