Please use this identifier to cite or link to this item:
http://hdl.handle.net/10553/49700
| Title: | Design and implementation of an ultra-fast asynchronous FIR filter in GaAs | Authors: | Nooshabadi, Saeid Montiel-Nelson, Juan A. |
UNESCO Clasification: | 3307 Tecnología electrónica | Keywords: | Gallium arsenide Finite impulse response filter Clocks Digital signal processing Schottky gate field effect transistors, et al |
Issue Date: | 1996 | Journal: | IEEE Region 10 Annual International Conference, Proceedings/TENCON | Abstract: | GaAs technology, and asynchronous design style promise high speed and low power implementation of real time digital signal processing applications. Asynchronous design techniques are employed to implement an FIR filter in MESFET GaAs technology using the DCFL logic family. The reliability of the architecture implementation of an 11-tap FIR filter in terms of speed, area, and power dissipation in GaAs MESFET, 0.6 /spl mu/m Vitesse technology has been demonstrated. | URI: | http://hdl.handle.net/10553/49700 | Source: | IEEE Region 10 Annual International Conference, Proceedings/TENCON,v. 1, p. 256-260 |
| Appears in Collections: | Actas de congresos |
SCOPUSTM
Citations
1
checked on May 5, 2024
Page view(s)
37
checked on Mar 30, 2024
Google ScholarTM
Check
Share
Export metadata
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.