Please use this identifier to cite or link to this item: http://hdl.handle.net/10553/49683
Title: A CMOS latched driver using bootstrap technique for low-voltage applications
Authors: García, José C. 
Montiel-Nelson, Juan A. 
Nooshabadi, Saeid
UNESCO Clasification: 3307 Tecnología electrónica
Keywords: Logic
Transistors
Capacitance
Picosecond phenomena
Capacitors, et al
Issue Date: 2005
Journal: Proceedings of SPIE - The International Society for Optical Engineering 
Conference: Conference on VLSI Circuits and Systems II 
Abstract: In this paper, we propose a high performance direct bootstrapped CMOS latched driver circuit (J-driver). It is a 28% faster and occupies a 58% less active area as compared to a counterpart circuit (L-driver) using indirect bootstrap technique. In addition, our driver J-driver reduces the power consumption by a 2% in driving capacitive loads from 1pF to 6pF. The challenge in designing this latched driver is to appropriately trade-off performance against the active area.
URI: http://hdl.handle.net/10553/49683
ISBN: 0-8194-5832-5
ISSN: 0277-786X
DOI: 10.1117/12.608300
Source: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 5837 PART I (37), p. 329-338
Appears in Collections:Actas de congresos
Thumbnail
Adobe PDF (190,78 kB)
Show full item record

Page view(s)

139
checked on Mar 30, 2024

Download(s)

322
checked on Mar 30, 2024

Google ScholarTM

Check

Altmetric


Share



Export metadata



Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.