Please use this identifier to cite or link to this item:
http://hdl.handle.net/10553/45084
Title: | Pipelined GaAs carry lookahead adder | Authors: | López Feliciano, José Francisco Reina, R. Hernández, L. Tobajas, F. De Armas Sosa, Valentín Sarmiento, R. Núñez, A. |
UNESCO Clasification: | 3307 Tecnología electrónica | Keywords: | Gallium arsenide Pipelined adder design Power dissipation |
Issue Date: | 1998 | Publisher: | 0013-5194 | Journal: | Electronics letters | Abstract: | Based on the recently introduced GaAs pseudo-dynamic latched logic, the authors present a new type of carry lookahead adder (CLA) which combines the benefits of 0.6 /spl mu/m E/D MESFET technology with the above mentioned class of logic. Consideration is given to power dissipation, taking into account that for high levels of integration, techniques to reduce the power budget are essential. As a result. The design of a four bit pipelined GaAs CLA operating at 800 MHz and exhibiting less than 1.8 mW of power dissipation is presented. | URI: | http://hdl.handle.net/10553/45084 | ISSN: | 0013-5194 | DOI: | 10.1049/el:19981239 | Source: | Electronics Letters[ISSN 0013-5194],v. 34, p. 1732-1733 |
Appears in Collections: | Artículos |
Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.