Identificador persistente para citar o vincular este elemento:
http://hdl.handle.net/10553/44997
Campo DC | Valor | idioma |
---|---|---|
dc.contributor.author | García, Aday | en_US |
dc.contributor.author | Santos, Lucana | en_US |
dc.contributor.author | López, Sebastián | en_US |
dc.contributor.author | Callicó, Gustavo M. | en_US |
dc.contributor.author | López, José Fco | en_US |
dc.contributor.author | Sarmiento, Roberto | en_US |
dc.contributor.other | Callico, Gustavo Marrero | - |
dc.contributor.other | Lopez, Sebastian | - |
dc.date.accessioned | 2018-11-22T06:28:36Z | - |
dc.date.available | 2018-11-22T06:28:36Z | - |
dc.date.issued | 2014 | en_US |
dc.identifier.isbn | 9781628410617 | en_US |
dc.identifier.issn | 0277-786X | en_US |
dc.identifier.uri | http://hdl.handle.net/10553/44997 | - |
dc.description.abstract | Efficient onboard satellite hyperspectral image compression represents a necessity and a challenge for current and future space missions. Therefore, it is mandatory to provide hardware implementations for this type of algorithms in order to achieve the constraints required for onboard compression. In this work, we implement the Lossy Compression for Exomars (LCE) algorithm on an FPGA by means of high-level synthesis (HSL) in order to shorten the design cycle. Specifically, we use CatapultC HLS tool to obtain a VHDL description of the LCE algorithm from C-language specifications. Two different approaches are followed for HLS: on one hand, introducing the whole C-language description in CatapultC and on the other hand, splitting the C-language description in functional modules to be implemented independently with CatapultC, connecting and controlling them by an RTL description code without HLS. In both cases the goal is to obtain an FPGA implementation. We explain the several changes applied to the original Clanguage source code in order to optimize the results obtained by CatapultC for both approaches. Experimental results show low area occupancy of less than 15% for a SRAM-based Virtex-5 FPGA and a maximum frequency above 80 MHz. Additionally, the LCE compressor was implemented into an RTAX2000S antifuse-based FPGA, showing an area occupancy of 75% and a frequency around 53 MHz. All these serve to demonstrate that the LCE algorithm can be efficiently executed on an FPGA onboard a satellite. A comparison between both implementation approaches is also provided. The performance of the algorithm is finally compared with implementations on other technologies, specifically a graphics processing unit (GPU) and a single-threaded CPU | en_US |
dc.language | eng | en_US |
dc.publisher | 0277-786X | en_US |
dc.relation.ispartof | Proceedings of SPIE - The International Society for Optical Engineering | en_US |
dc.source | Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 9124 (912408) | en_US |
dc.subject | 3307 Tecnología electrónica | en_US |
dc.subject.other | Image compression | en_US |
dc.subject.other | Image coding | en_US |
dc.subject.other | SPIHT algorithm | en_US |
dc.title | Efficient lossy compression implementations of hyperspectral images: Tools, hardware platforms, and comparisons | en_US |
dc.type | info:eu-repo/semantics/conferenceObject | en_US |
dc.type | ConferenceObject | en_US |
dc.relation.conference | Conference on Satellite Data Compression, Communications, and Processing X | en_US |
dc.identifier.doi | 10.1117/12.2051132 | en_US |
dc.identifier.scopus | 84906342259 | - |
dc.identifier.isi | 000343106000006 | - |
dcterms.isPartOf | Satellite Data Compression, Communications, And Processing X | - |
dcterms.source | Satellite Data Compression, Communications, And Processing X[ISSN 0277-786X],v. 9124 | - |
dc.contributor.authorscopusid | 55452183800 | - |
dc.contributor.authorscopusid | 54391653200 | - |
dc.contributor.authorscopusid | 57187722000 | - |
dc.contributor.authorscopusid | 56006321500 | - |
dc.contributor.authorscopusid | 7404444793 | - |
dc.contributor.authorscopusid | 35609452100 | - |
dc.identifier.issue | 912408 | - |
dc.relation.volume | 9124 | en_US |
dc.investigacion | Ingeniería y Arquitectura | en_US |
dc.type2 | Actas de congresos | en_US |
dc.identifier.wos | WOS:000343106000006 | - |
dc.contributor.daisngid | 9076637 | - |
dc.contributor.daisngid | 2992395 | - |
dc.contributor.daisngid | 29585558 | - |
dc.contributor.daisngid | 465777 | - |
dc.contributor.daisngid | 506422 | - |
dc.contributor.daisngid | 2138004 | - |
dc.contributor.daisngid | 116294 | - |
dc.identifier.investigatorRID | L-6036-2014 | - |
dc.identifier.investigatorRID | No ID | - |
dc.utils.revision | Sí | en_US |
dc.contributor.wosstandard | WOS:Garcia, A | - |
dc.contributor.wosstandard | WOS:Santos, L | - |
dc.contributor.wosstandard | WOS:Lopez, S | - |
dc.contributor.wosstandard | WOS:Callico, GM | - |
dc.contributor.wosstandard | WOS:Lopez, JF | - |
dc.contributor.wosstandard | WOS:Sarmiento, R | - |
dc.date.coverdate | Enero 2014 | en_US |
dc.identifier.conferenceid | events120875 | - |
dc.identifier.ulpgc | Sí | es |
dc.contributor.buulpgc | BU-TEL | en_US |
item.grantfulltext | none | - |
item.fulltext | Sin texto completo | - |
crisitem.event.eventsstartdate | 08-05-2014 | - |
crisitem.event.eventsenddate | 09-05-2014 | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.dept | GIR IUMA: Diseño de Sistemas Electrónicos Integrados para el procesamiento de datos | - |
crisitem.author.dept | IU de Microelectrónica Aplicada | - |
crisitem.author.dept | Departamento de Ingeniería Electrónica y Automática | - |
crisitem.author.orcid | 0000-0002-2360-6721 | - |
crisitem.author.orcid | 0000-0002-3784-5504 | - |
crisitem.author.orcid | 0000-0002-6304-2801 | - |
crisitem.author.orcid | 0000-0002-4843-0507 | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.parentorg | IU de Microelectrónica Aplicada | - |
crisitem.author.fullName | Santos Falcón, Lucana | - |
crisitem.author.fullName | López Suárez, Sebastián Miguel | - |
crisitem.author.fullName | Marrero Callicó, Gustavo Iván | - |
crisitem.author.fullName | López Feliciano, José Francisco | - |
crisitem.author.fullName | Sarmiento Rodríguez, Roberto | - |
Colección: | Actas de congresos |
Citas SCOPUSTM
1
actualizado el 17-nov-2024
Citas de WEB OF SCIENCETM
Citations
2
actualizado el 17-nov-2024
Visitas
126
actualizado el 27-jul-2024
Google ScholarTM
Verifica
Altmetric
Comparte
Exporta metadatos
Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.