Identificador persistente para citar o vincular este elemento:
http://hdl.handle.net/10553/44068
Campo DC | Valor | idioma |
---|---|---|
dc.contributor.author | Pérez Suárez, Santiago Tomás | en_US |
dc.contributor.author | Alonso, Jesús B. | en_US |
dc.contributor.author | Travieso, Carlos M. | en_US |
dc.contributor.author | Ferrer, Miguel A. | en_US |
dc.contributor.author | Cruz, José F. | en_US |
dc.date.accessioned | 2018-11-21T19:59:17Z | - |
dc.date.available | 2018-11-21T19:59:17Z | - |
dc.date.issued | 2009 | en_US |
dc.identifier.issn | 1109-2734 | en_US |
dc.identifier.uri | http://hdl.handle.net/10553/44068 | - |
dc.description.abstract | This work is based on a previous Fast Frequency Hopping Spread Spectrum (FFHSS) transceiver designed for wireless optical communications. The core of the transmitter was a discrete Direct Digital Synthesizer (DDS). In the first prototype the DDS control and the digital synchronization signal were generated using a Programmable Logic Device (PLD), besides a discrete external filter was necessary to eliminate high frequency components of digital synchronization signal and generate analog synchronization signal. The FFHSS and analog synchronization signals were emitted by two separated Light Emitting Diodes (LED) to avoid adding them with discrete analog circuits. The peak emission wavelength of the LED was 650 nanometers. The objective of this work is redesign the modulator on a Field Programmable Gate Array (FPGA) using System Generator from Xilinx and analyse the performances of this design methodology. System Generator is one design tool in Simulink of Matlab. It allows fast design of digital systems using block diagrams. The compilation generates the files necessary for the Integrated System Environment (ISE) for FPGA of Xilinx, where the description of the circuit is obtained in a standard hardware description language. In ISE it is possible to compile the hardware description language files, simulate the system, assign pins, obtain the program file and program the FPGA. | |
dc.language | spa | en_US |
dc.publisher | 1109-2734 | - |
dc.relation.ispartof | WSEAS Transactions on Circuits and Systems | en_US |
dc.source | WSEAS Transactions on Circuits and Systems[ISSN 1109-2734],v. 8, p. 641-650 | en_US |
dc.subject | 3307 Tecnología electrónica | en_US |
dc.subject.other | HDL, DDS, Modulator, System Generator, FPGA, Floating point, Spread spectrum, Simulink, Xilinx, Fixed point | en_US |
dc.title | Design of a synchronous FFHSS modulator on a FPGA with system generator | en_US |
dc.type | info:eu-repo/semantics/Article | es |
dc.type | Article | es |
dc.identifier.scopus | 72449162745 | - |
dc.contributor.authorscopusid | 7202103570 | - |
dc.contributor.authorscopusid | 24774957200 | - |
dc.contributor.authorscopusid | 6602376272 | - |
dc.contributor.authorscopusid | 55636321172 | - |
dc.contributor.authorscopusid | 35795240100 | - |
dc.description.lastpage | 650 | - |
dc.description.firstpage | 641 | - |
dc.relation.volume | 8 | - |
dc.investigacion | Ingeniería y Arquitectura | en_US |
dc.type2 | Artículo | en_US |
dc.date.coverdate | Diciembre 2009 | |
dc.identifier.ulpgc | Sí | es |
item.grantfulltext | none | - |
item.fulltext | Sin texto completo | - |
crisitem.author.dept | Departamento de Señales y Comunicaciones | - |
crisitem.author.dept | GIR IDeTIC: División de Procesado Digital de Señales | - |
crisitem.author.dept | IU para el Desarrollo Tecnológico y la Innovación | - |
crisitem.author.dept | Departamento de Señales y Comunicaciones | - |
crisitem.author.dept | GIR IDeTIC: División de Procesado Digital de Señales | - |
crisitem.author.dept | IU para el Desarrollo Tecnológico y la Innovación | - |
crisitem.author.dept | Departamento de Señales y Comunicaciones | - |
crisitem.author.dept | GIR IDeTIC: División de Procesado Digital de Señales | - |
crisitem.author.dept | IU para el Desarrollo Tecnológico y la Innovación | - |
crisitem.author.dept | Departamento de Señales y Comunicaciones | - |
crisitem.author.orcid | 0000-0001-5702-4773 | - |
crisitem.author.orcid | 0000-0002-7866-585X | - |
crisitem.author.orcid | 0000-0002-4621-2768 | - |
crisitem.author.orcid | 0000-0002-2924-1225 | - |
crisitem.author.parentorg | IU para el Desarrollo Tecnológico y la Innovación | - |
crisitem.author.parentorg | IU para el Desarrollo Tecnológico y la Innovación | - |
crisitem.author.parentorg | IU para el Desarrollo Tecnológico y la Innovación | - |
crisitem.author.fullName | Pérez Suárez, Santiago Tomás | - |
crisitem.author.fullName | Alonso Hernández, Jesús Bernardino | - |
crisitem.author.fullName | Travieso González, Carlos Manuel | - |
crisitem.author.fullName | Ferrer Ballester, Miguel Ángel | - |
Colección: | Artículos |
Citas SCOPUSTM
2
actualizado el 17-nov-2024
Visitas
63
actualizado el 04-may-2024
Google ScholarTM
Verifica
Comparte
Exporta metadatos
Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.