Identificador persistente para citar o vincular este elemento: https://accedacris.ulpgc.es/jspui/handle/10553/158197
Campo DC Valoridioma
dc.contributor.authorLuque, Carlosen_US
dc.contributor.authorMoreto, Miquelen_US
dc.contributor.authorCazorla, Francisco J.en_US
dc.contributor.authorValero, Mateoen_US
dc.date.accessioned2026-02-16T12:35:28Z-
dc.date.available2026-02-16T12:35:28Z-
dc.date.issued2013en_US
dc.identifier.issn1544-3566en_US
dc.identifier.urihttps://accedacris.ulpgc.es/jspui/handle/10553/158197-
dc.description.abstractProcessor architectures combining several paradigms of Thread-Level Parallelism (TLP), such as CMP processors in which each core is SMT, are becoming more and more popular as a way to improve performance at a moderate cost. However, the complex interaction between running tasks in hardware shared resources in multi-TLP architectures introduces complexities when accounting CPU time (or CPU utilization) to tasks. The CPU utilization accounted to a task depends on both the time it runs in the processor and the amount of processor hardware resources it receives. Deploying systems with accurate CPU accounting mechanisms is necessary to increase fairness. Moreover, it will allow users to be fairly charged on a shared data center, facilitating server consolidation in future systems. In this article we analyze the accuracy and hardware cost of previous CPU accounting mechanisms for pure-CMP and pure-SMT processors and we show that they are not adequate for CMP+SMT processors. Consequently, we propose a new accounting mechanism for CMP+SMT processors which: (1) increases the accuracy of accounted CPU utilization; (2) provides much more stable results over a wide range of processor setups; and (3) does not require tracking all hardware shared resources, significantly reducing its implementation cost. In particular, previous proposals lead to inaccuracies between 21% and 79% when measuring CPU utilization in an 8-core 2-way SMT processor, while our proposal reduces this inaccuracy to less than 5.0%.en_US
dc.languageengen_US
dc.relation.ispartofACM Transactions on Architecture and Code Optimizationen_US
dc.sourceACM Transactions on Architecture and Code Optimization (TACO), Volume 9, Issue 4en_US
dc.subject120317 Informáticaen_US
dc.subject.otherCPU accountingen_US
dc.titleFair CPU time accounting in CMP+SMT processorsen_US
dc.typeArticleen_US
dc.identifier.doi10.1145/2400682.2400709en_US
dc.identifier.issue4-
dc.investigacionIngeniería y Arquitecturaen_US
dc.description.numberofpages25en_US
dc.utils.revisionen_US
dc.identifier.ulpgcen_US
dc.contributor.buulpgcBU-INFen_US
item.grantfulltextopen-
item.fulltextCon texto completo-
Colección:Artículos
Adobe PDF (1,5 MB)
Vista resumida

Google ScholarTM

Verifica

Altmetric


Comparte



Exporta metadatos



Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.