Please use this identifier to cite or link to this item:
Title: 0.25-mu m technology arithmetic codec for mobile multimedia communicators
Authors: Álvarez, A.
Lopez, S 
Lopez, JF 
Sarmiento, R 
Keywords: Data-Compression
Issue Date: 2003
Publisher: 0277-786X
Journal: Proceedings of SPIE - The International Society for Optical Engineering 
Conference: Conference on VLSI Circuits and Systems 
Abstract: Low power dissipation is a must when dealing with mobile devices due to the influence related to its weight and hence, its portability. In this paper, the implementation of a 0.25 mum technology arithmetic codec with a good power/area/performance trade-off is presented. One of the key aspects introduced in order to obtain good performance is the fact of using low precision arithmetic rather than full precision, allowing the elimination of multiplications and divisions needed in order to process symbols and coefficients. These operations are replaced by shift/add operations, minimizing the complexity of the algorithm and improving the encoding and decoding process. The chip has been described in a high level language, ensuring its portability to other technologies. The implementation gives as result a 25 mm(2) chip, pads included, with a total power dissipation of 300 mW and a frequency of operation of 10 MHz.
ISBN: 0-8194-4977-6
ISSN: 0277-786X
Source: Proceedings of SPIE - The International Society for Optical Engineering [ISSN 0277-786X],v. 5117, p. 361-369
Appears in Collections:Actas de congresos
Show full item record

Page view(s)

checked on Jul 31, 2021

Google ScholarTM




Export metadata

Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.