Identificador persistente para citar o vincular este elemento: https://accedacris.ulpgc.es/handle/10553/137388
Campo DC Valoridioma
dc.contributor.authorBenítez Díaz, Domingoen_US
dc.date.accessioned2025-04-28T10:30:14Z-
dc.date.available2025-04-28T10:30:14Z-
dc.date.issued2024en_US
dc.identifier.urihttps://accedacris.ulpgc.es/handle/10553/137388-
dc.description.abstractProblem statement. In the Computer Architecture course of Computer Science and Engineering undergraduate programs , there are often labs with simulation tools. This teaching method can give students misleading ideas about how hardware works because they are observing the behavior of a computer program, not the real hardware. In addition, the financial investment required to use real and non-reconfigurable equipment in a performance-oriented Computer Architecture course is relatively high. Methodology. This paper proposes a set of hands-on laboratory experiments for undergraduate students enrolled in a Computer Architecture course focused on performance evaluation of RISC-V architecture computers. The most prominent feature of these labs is the multiple reconfiguration of a single real FPGA-based board. All FPGA configurations build soft system-on-chip computers based on Nios V processors. Main findings. The methodology proposed here has been used in the training of more than 1,000 computer science students for more than 10 years. We have observed that this methodology allows: all students to interact with a hardware system that is more realistic than the one modeled by simulators, each student to interact with multiple system-on-chip computers of very different architectures without having to change physical equipment, and that low-cost hardware can be used for Computer Architecture labs where performance evaluation is an important pedagogical goal. Principal conclusion. This method of teaching gives students a more realistic understanding of computer architecture than teaching with hardware simulators. In addition, by using reconfigurable hardware, the lab infrastructure is less costly than using various non-reconfigurable hardwareen_US
dc.languageengen_US
dc.subject33 Ciencias tecnológicasen_US
dc.titleHands-on experience for undergraduate Computer Architecture courses using Nios V-based soft SoCs and real boarden_US
dc.typeinfo:eu-repo/semantics/lectureen_US
dc.typeLectureen_US
dc.relation.conference2024 First Annual Soft RISC-V Systems Workshopen_US
dc.investigacionIngeniería y Arquitecturaen_US
dc.type2Artículoen_US
dc.utils.revisionen_US
dc.identifier.ulpgcen_US
dc.contributor.buulpgcBU-TELen_US
dc.contributor.buulpgcBU-TELen_US
dc.contributor.buulpgcBU-TELen_US
dc.contributor.buulpgcBU-TELen_US
item.grantfulltextopen-
item.fulltextCon texto completo-
crisitem.author.deptGIR SIANI: Modelización y Simulación Computacional-
crisitem.author.deptIU Sistemas Inteligentes y Aplicaciones Numéricas-
crisitem.author.deptDepartamento de Informática y Sistemas-
crisitem.author.orcid0000-0003-2952-2972-
crisitem.author.parentorgIU Sistemas Inteligentes y Aplicaciones Numéricas-
crisitem.author.fullNameBenítez Díaz, Domingo Juan-
Colección:Ponencias
Adobe PDF (234,3 kB)
Vista resumida

Google ScholarTM

Verifica


Comparte



Exporta metadatos



Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.