Identificador persistente para citar o vincular este elemento: http://hdl.handle.net/10553/121327
Campo DC Valoridioma
dc.contributor.authorDel Pino Suárez, Francisco Javieren_US
dc.contributor.authorKhemchandani, Sunil Lalchanden_US
dc.contributor.authorHernández, A.en_US
dc.contributor.authorSendra, José Ramónen_US
dc.contributor.authorNúñez, A.en_US
dc.date.accessioned2023-03-17T08:23:50Z-
dc.date.available2023-03-17T08:23:50Z-
dc.date.issued2001en_US
dc.identifier.urihttp://hdl.handle.net/10553/121327-
dc.description.abstractInductors quality factor is limited by resistive losses in metal traces and by induced currents in both, metal strips and lossy Si substrate. Skin and eddy losses are carefully studied and a new physically based fitting model is presented. The behaviour of spiral inductors fabricated in a standard CMOS 0.6 urn process is modeled. A closed formula that depends on the geometrical parameters and the fabrication process has been obtained. The inductance value has only a ± 10 % error against measured values for a set of six CMOS inductors. Our model is capable to predict the frequency at which maximum Q is obtained. This has been validated against measured data. These equations are coded in a program that requests the desired inductance value at a determined frequency and gives back the geometrical parameters for the inductors with high Q. This methodology can be extended to other technologies varying only the technological process parameters.en_US
dc.languageengen_US
dc.subject3325 Tecnología de las telecomunicacionesen_US
dc.titleQuality Factor Model for Integrated Inductors in CMOS Technologyen_US
dc.typeinfo:eu-repo/semantics/lectureen_US
dc.typeLectureen_US
dc.relation.conferenceWorkshop on RF Circuit Technologyen_US
dc.investigacionIngeniería y Arquitecturaen_US
dc.type2Ponenciaen_US
dc.utils.revisionen_US
dc.identifier.ulpgcen_US
dc.contributor.buulpgcBU-TELen_US
dc.contributor.buulpgcBU-TELen_US
dc.contributor.buulpgcBU-TELen_US
dc.contributor.buulpgcBU-TELen_US
item.grantfulltextnone-
item.fulltextSin texto completo-
crisitem.author.deptGIR IUMA: Tecnología Microelectrónica-
crisitem.author.deptIU de Microelectrónica Aplicada-
crisitem.author.deptDepartamento de Ingeniería Electrónica y Automática-
crisitem.author.deptGIR IUMA: Tecnología Microelectrónica-
crisitem.author.deptIU de Microelectrónica Aplicada-
crisitem.author.deptDepartamento de Ingeniería Electrónica y Automática-
crisitem.author.deptDepartamento de Ingeniería Electrónica y Automática-
crisitem.author.deptGIR IUMA: Sistemas de Información y Comunicaciones-
crisitem.author.deptIU de Microelectrónica Aplicada-
crisitem.author.deptDepartamento de Ingeniería Electrónica y Automática-
crisitem.author.orcid0000-0003-2610-883X-
crisitem.author.orcid0000-0003-0087-2370-
crisitem.author.orcid0000-0001-5385-792X-
crisitem.author.orcid0000-0003-1295-1594-
crisitem.author.parentorgIU de Microelectrónica Aplicada-
crisitem.author.parentorgIU de Microelectrónica Aplicada-
crisitem.author.parentorgIU de Microelectrónica Aplicada-
crisitem.author.fullNameDel Pino Suárez, Francisco Javier-
crisitem.author.fullNameKhemchandani Lalchand, Sunil-
crisitem.author.fullNameSendra Sendra, José Ramón-
crisitem.author.fullNameNúñez Ordóñez, Antonio-
Colección:Ponencias
Vista resumida

Google ScholarTM

Verifica


Comparte



Exporta metadatos



Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.