Please use this identifier to cite or link to this item: http://hdl.handle.net/10553/45651
Title: Efficient FPGA implementation of a high-quality super-resolution algorithm with real-time performance
Authors: Szydzik, Tomasz 
Callico, Gustavo M. 
Nunez, Antonio 
Keywords: Image resolution
Interpolation
Field programmable gate arrays
Memory management
Image reconstruction
Issue Date: 2011
Publisher: 0098-3063
Journal: IEEE Transactions on Consumer Electronics 
Abstract: Nowadays, most of the image contents are recorded in high resolution (HR). Nevertheless, there is still a need of low resolution (LR) content presentation when recapturing is unviable. As high resolution content becomes commonplace (with HDTV penetration in US estimated at 65% for 2010) the viewers expectations on quality and presentation become higher and higher. Thus, in order to meet today's consumer expectations the LR content quality has to be enhanced before being displayed. Content pre-processing/upscaling methods include interpolation and Super-Resolution Image Reconstruction (SRIR). SRIR hardware implementations are scarce, mainly due to high memory and performance requirements. This is the challenge we address.In this work an efficient super-resolution core implementation with high quality of the super-resolved outcome is presented. In order to provide high outcome quality the implementation is based on state-of-the-art software. The software algorithm is presented and its output quality compared with other state-of-the-art solutions. The results of the comparison show that the software provides superior output quality. When implemented in targeted FPGA device, the system operating frequency was estimated at 109 MHz. This resulted in a performance that allows dynamic 2x super resolution of QCIF YUV 4:2:0p sequences at a frame rate of 25 fps, leading to real-time execution using only on-chip device memory. Post-layout simulations with back-annotated time proved that the hardware implementation is capable of producing the same output quality as the base software(1).
URI: http://hdl.handle.net/10553/45651
ISSN: 0098-3063
DOI: 10.1109/TCE.2011.5955206
Source: IEEE Transactions on Consumer Electronics[ISSN 0098-3063],v. 57 (5955206), p. 664-672
Appears in Collections:Artículos
Show full item record

SCOPUSTM   
Citations

18
checked on Sep 26, 2021

WEB OF SCIENCETM
Citations

16
checked on Sep 26, 2021

Page view(s)

26
checked on Jul 10, 2021

Google ScholarTM

Check

Altmetric


Share



Export metadata



Items in accedaCRIS are protected by copyright, with all rights reserved, unless otherwise indicated.